High-speed demonstration of a superconducting pseudo-random bit-sequence generator
Date
2000
Authors
Wang Z.
Jeffery M.J.
Perold W.J.
Van Duzer T.
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
This paper describes the design, analysis and test results for a 4-bit pseudo-random bit-sequence generator (PRBSG) implemented with complementary output switching logic (COSL) gates. The PRBSG was optimized using a Monte Carlo simulation method for 10-GHz operation. The circuit has been fabricated using niobium technology with critical current density of 1 kA/cm2 and sheet resistance of 1 Ω/sq. The 4-bit PRBSG consists of 12 gates and its area is 1530×950 μm2. It has been fully tested with a three-phase power supply, and its power consumption is 0.15 mW. The correct operations have been verified experimentally at clock frequencies of up to 2 GHz.
Description
Keywords
Computer simulation, Monte Carlo methods, Complementary output switching logic (COSL), Pseudorandom bit sequence generators (PRBSG), Electric generators
Citation
IEEE Transactions on Applied Superconductivity
10
2
10
2