Optimised asynchronous self-timing for superconducting RSFQ logic circuits

Gerber H.R. ; Fourie C.J. ; Perold W.J. (2004)

Conference Paper

Rapid Single Flux Quantum (RSFQ) logic is a digital circuit technology that in resent years has presented itself as an alternative to semiconductors in the application of ultra high speed, very low power applications. The optimal timing of digital circuits operating at hundreds of Gigahertz is still a complex problem for both RSFQ and semiconductor technologies. The fact that most RSFQ gates require a clock signal to function makes this even more complex. Various RSFQ timing schemes have been adapted from semiconductor design methodologies, and some have been designed specifically for RSFQ. Currently, synchronous clocking schemes outperform other schemes, but with the scale of RSFQ circuits ever increasing, the proper use of timing schemes are becoming more crucial. This paper describes a new asynchronous self-timing scheme where the details of clock distribution and clocking are built into the logic gates. Tests were done on the newly developed asynchronous logic gates and a asynchronous full adder was implemented and tested.

Please refer to this item in SUNScholar by using the following persistent URL: http://hdl.handle.net/10019.1/8694
This item appears in the following collections: