



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY
jou kennisvenoot • your knowledge partner

The Design of a CMOS Sensor Camera System for a Nanosatellite

by

Eric Albert Baker



*Thesis presented in partial fulfilment of the requirements for
the degree of Master of Electronic Engineering with
Computer Science at the University of Stellenbosch*

Department of Electric and Electronic Engineering
University of Stellenbosch
Private Bag X1, 7602 Matieland, South Africa

Supervisor: Prof P.J. Bakkes


October 2006

Declaration

I, the undersigned, hereby declare that the work contained in this thesis is my own original work and that I have not previously in its entirety or in part submitted it at any university for a degree.

Signature:

E.A. Baker



Date:

Abstract

The Design of a CMOS Sensor Camera System for a Nanosatellite

E.A. Baker

Department of Electric and Electronic Engineering

University of Stellenbosch

Private Bag X1, 7602 Matieland, South Africa

Thesis: MScEng (Electric and Electronic with Computer Science)

October 2006

This thesis relates to the design of a camera system for a nanosatellite based on a CMOS image sensor. The design specifications and constraints are considered followed by the proposal of a versatile design with all the required functions implemented on a single FPGA. These functions include bad block management, data routing, an EDAC, a soft-core processor, glue logic to external devices, and communication busses.

The Altera Nios II soft-core processor is implemented in this design, which enables simple changes to be made in software. A good mixture of intellectual property soft-cores, open-source cores, and user created logic are utilised in this broad base design, containing a combination of hardware, digital logic, and software.

Low power and compact devices are selected for this design to minimize the power usage and the physical size of the camera system. The system's peak power consumption is $952mW$ which is below the required maximum consumption of $1W$.

This design's performance is therefore ideal for a subsystem onboard a nanosatellite.

Uittreksel

Die Ontwerp van 'n CMOS Sensor Kamerastelsel vir 'n Nanosatelliet

*(“The Design of a CMOS Sensor Camera System
for a Nanosatellite”)*

E.A. Baker

Departement Elektries en Elektroniese Ingenieurswese

Universiteit van Stellenbosch

Privaatsak X1, 7602 Matieland, Suid Afrika

Tesis: MScIng (Elektries en Elektronies met Rekenaarwetenskap)

Oktober 2006


Hierdie tesis handel oor die ontwerp van 'n kamerastelsel vir 'n nanosatelliet gebaseer op 'n CMOS beeld sensor. Die ontwerp spesifikasies en beperkings word ondersoek, gevolg deur die voorstel van 'n buigbare ontwerp wat al die verlangde funksies implementeer op 'n enkele FPGA. Hierdie funksies behels die bestuur van defektiewe geheuse-segmente, data verskuiwing, foutopsporing en -herstel, 'n sagteware-verwerker, verbindinglogika na eksterne toestelle en kommunikasie busse.

Die Altera Nios II sagteware-verwerker is toegepas in hierdie ontwerp, wat toelaat dat eenvoudige veranderinge in sagteware aangebring kan word. 'n Goeie versameling van intellektuele eiendom sagteware-kerne, oopgestelde bronkode kerne en gebruiker-geskepte logika word gebruik in hierdie omvattende ontwerp wat bestaan uit 'n kombinasie van hardware, digitale logika en sagteware.

Lae kragverbruik- en kompakte komponente word vir hierdie ontwerp gekies om kragverbruik en die fisiese grootte van die kamerastelsel te minimeer. Die stelsel se

piek kragverbruik is $952mW$ wat minder is as die verlangde maksimum kragverbruik van $1W$.

Die ontwerp se werkverrigting is dus ideaal vir 'n substelsel aan boord van 'n nanosatelliet.



Acknowledgements

I would like to express my sincere gratitude to the following people:

- Professor P.J. Bakkes (thesis supervisor) for his support and interest in the project,
- Johan Grobbelaar for the PCB layout,
- Liza Baker and Johan Schoonwinkel for taking time out of their busy schedules to proof read this document,
- Johannes, Janto and Gerrit who were always willing to give advice.




Dedications



*Hierdie tesis word opgedra aan my familie,
vir hulle ondersteuning, liefde en gebede.*


Contents

Declaration	i
Abstract	ii
Uittreksel	iii
Acknowledgements	v
Dedications	vi
Contents	vii
List of Figures	x
List of Tables	xii
List of Abbreviations and Symbols	xiii
1 Introduction	1
1.1 Aims and Objectives	2
1.2 The Rest of the Document	3
2 Background	5
2.1 Nanosatellites	5
2.2 Kodak KAC-1310 CMOS Image Sensor	7
2.3 NAND Flash Memory	11
2.4 Altera Nios II	15
2.5 Communication Methods	18



3	Design Specifications	22
3.1	Design Constraints	23
4	System Design Overview	32
4.1	FPGA Considerations	32
4.2	VHDL Design Overview	34
4.3	Design Implementation Changes	45
5	Detailed System Design	46
5.1	VHDL Design Detail	46
5.2	Nios II and Components Design	58
5.3	Hardware Design	67
6	Simulations and Results	77
6.1	VHDL Simulations	77
6.2	Nios II Simulations and Measurements	89
6.3	Kodak KAC-1310 Interfacing	90
6.4	Demonstration Board Testing and Measurements	93
6.5	Work in progress	95
7	Conclusions and Recommendations	96
7.1	Conclusions	96
7.2	Recommendations	98
	List of References	99
	Appendices	102
A	Kodak KAC-1310 Datasheet	103
B	Samsung K9K4G08U0M Datasheet	105
C	imageexporter_regs.h	107
D	image_exporter_avalon_interface.vhd	109
E	cmosimager.c	114

F Demonstration Board Schematics	117
G Power Regulators	123
G.1 National Semiconductor LM2651	123
G.2 ST LF25CPT	123
G.3 Texas Instruments SN105125	123



List of Figures

1.1	Block Diagram of a possible Nanosatellite	2
2.1	Block Diagram of a Proposed Camera Design	6
2.2	Bayer RGB Pattern CFA	9
2.3	Bayer CMY Pattern CFA	9
2.4	Samsung K9K4G08U0M Memory Array Organisation	12
2.5	Write Data & Read Status Operation	13
2.6	Read Data Operation	13
2.7	Block Erase Operation	14
2.8	Example of a Nios II Processor System	16
3.1	Single Frame Capture Mode (SFRS)	23
3.2	Default Row Sync Waveforms	25
3.3	NAND flash page write sequence	27
4.1	System Block Diagram	34
4.2	Dual Clock FIFO	35
4.3	Data Router with EDAC Block Diagram	37
4.4	NAND Flash Memory Interface Block Diagram	38
4.5	An Example of the proposed Bad Block Table organisation	39
4.6	Bad Block Table & Address Manager Block Diagram	41
5.1	Bad Block Table & Address Manager Flow Chart	48
5.2	Valid Block Address Generation Flow Chart	51
5.3	The Nios II based camera system in SOPC Builder	60
5.4	Nios II system integrating an EPCS Controller	61
5.5	I ² C Module's Avalon slave timing configuration	65

5.6	CMOS Image Sensor Interface's Avalon slave timing configuration . . .	66
5.7	Image Exporter's Avalon slave timing configuration	67
5.8	JTAG Indirect Configuration Device Programming	68
5.9	Termination Scheme on Cyclone II LVDS Transmitter	71
5.10	Altera MegaWizard generated PLL with Locked signal output	72
5.11	Design routing and layout - Top layer	76
5.12	Design routing and layout - Bottom layer	76
6.1	Load Bad Block Table Waveforms, Segment 1	79
6.2	Load Bad Block Table Waveforms, Segment 2	80
6.3	Block Diagram of Image Exporter with Simulation signal names	81
6.4	Store Bad Block Table Waveforms, Segment 1	83
6.5	Store Bad Block Table Waveforms, Segment 2	84
6.6	Store Bad Block Table Waveforms, Segment 3	85
6.7	Store Bad Block Table Waveforms, Segment 4	86
6.8	Erase All Sequence Waveform	88
6.9	Avalon access times to CMOS Image Sensor Interface Module	91
6.10	Sub-sampled photo taken with the camera system (160×100 pixels) . . .	92
A.1	Kodak KAC-1310 CMOS Image Sensor Datasheet, Page 5	104
B.1	Samsung K9K4G08U0M NAND Flash Datasheet, Page 2	106
F.1	Design Schematic Page 1	118
F.2	Design Schematic Page 2	119
F.3	Design Schematic Page 3	120
F.4	Design Schematic Page 4	121
F.5	Design Schematic Page 5	122
G.1	National Semiconductor LM2651 Datasheet, Page 1	124
G.2	ST LF25CPT Datasheet, Page 1	125
G.3	Texas Instruments SN105125 Datasheet, Page 1	126

List of Tables

2.1	Bus state with two nodes transmitting simultaneously	21
3.1	Readout Times compared to MCLK	24
3.2	Data Rates compared to MCLK	25
3.3	NAND Flash Burst and Continuous Write Data Rates	27
5.1	Nios II Processor Configuration	59



List of Abbreviations and Symbols


μs	microsecond
ms	millisecond
ns	nanoseconds
A	Ampere, SI-unit for electric current
ADC	Analogue to Digital Converter
ALE	Address Latch Enable signal
ANSI C	American National Standards Institute C programming language
API	Application Program Interface
AS	Active Serial
ASDI	AS Data Input
ASIC	Application Specific IC
AWB	Auto White Balance
BGA	Ball-Grid Array
CAN	Controller Area Network
CFA	Colour Filter Array
CISC	Complex Instruction Set Computer
CLK	Clock
CMOS	Complementary Metal Oxide Semiconductor
CMY	Cyan, Magenta, Yellow
CPU	Central Processing Unit
CSMA/BA	Carrier Sense Multiple Access/Bitwise Arbitration
DCLK	Data Clock

DMIPS	Dhrystone MIPS
DPGA	Digitally Programmable Amplifiers
ECC	Error Checking and Correcting
EDAC	Error Detection and Correction
EEPROM	Electrically Erasable Programmable Read Only Memory
EPCS	Altera family signature on a part number that refers to serial configuration devices.
EPROM	Erasable Programmable Read Only Memory
ESL	Electronic Systems Laboratory
FFT	Fast Fourier Transform
FIFO	First-in First-out
FPGA	Field Programmable Gate Array
HAL	Hardware Abstraction Layer
HCLK	Horizontal Clock
HDL	Hardware Description Language
Hz	Hertz = per second
I ² C	Inter-Integrated Circuit
IC	Integrated Circuit
IDE	Integrated Development Environment
IP	Intellectual Property
JTAG	Joint Test Action Group
k	kilo = 10 ³
LED	Light Emitting Diode
LEO	Low Earth Orbit
LSB	Least Significant Bit
M	Mega = 10 ⁶
Mb	Megabit
MB	Megabyte
MCLK	Master Clock

MHz	Mega Hertz
MIPS	Million Instructions per Second
MMU	Mass Memory Unit
MSB	Most Significant Bit
MSEL	Mode Select
NAND	Not AND logic operation
OBC	On-Board Computer
OR	A Boolean logic operation that is true if any of the inputs are true.
PC	Personal Computer
PCB	Printed Circuit Board
PLL	Phase Locked Loop
QFP	Quad Flat Pack
RAM	Random Access Memory
RE	Read Enable signal
RF	Radio Frequency
RGB	Red, Green, Blue
RISC	Reduced Instruction Set Computer
ROM	Read Only Memory
SCL	Serial Clock signal
SDA	Serial Data signal
SERDES	Serializer/Deserializer
SOF	Start Of Frame
SOPC	System On a Programmable Chip
SRAM	Static RAM
SUNSAT-1	Stellenbosch UNiversity's 1st SATellite
SXGA	Super Extended Graphics Array
UART	Universal Asynchronous Receiver Transmitter
V	Volt
VCLK	Vertical Clock



VHDL	VHSIC Hardware Description Language
VHSIC	Very High-Speed Integrated Circuit
VTU	Video Data Transmission Link
XOR	Exclusive OR



Chapter 1

Introduction

The Electrical and Electronic Engineering department at Stellenbosch University has been designing and building low earth orbit (LEO) satellites since 1991. The first satellite, SUNSAT-1 (Stellenbosch University Satellite), was launched in 1999. This was also South Africa's first satellite.

The Electronic Systems Laboratory (ESL) was established to serve as a facility where SUNSAT-1 could be designed and built, and also for continuing satellite research. Following the success of the first satellite, engineers at Stellenbosch have been involved with designing new satellites and doing further research.

Currently post-graduate engineers at Stellenbosch University are developing a nanosatellite. The main purpose of the nanosatellite project is to train engineers using practical experience by facilitating their involvement in an elite and exhilarating real-world application.

Nanosatellite missions have the advantage that state-of-the-art instruments can be tested since these satellites are manufactured on a short time scale and at low cost. This is not only ideal for science but also for instrument testing and education.

Designing a new, small and low power camera system for the nanosatellite fits perfectly into this scenario.

1.1 Aims and Objectives

The main objective of this thesis is to design a small, low power camera system for a nanosatellite. Figure 1.1 shows a possible subsystem configuration onboard a nanosatellite and illustrates the integration of a camera into the satellite system. The camera system communicates with the On-board Computer (OBC) via the




Figure 1.1: Block Diagram of a possible Nanosatellite

CAN bus. Images are stored in the Mass Memory unit (MMU) and downloaded to the Video Data Transmission (VTU) Modem with a LVDS connection. The VTU Modem transmits the images to the ground station with a RF link.

A Kodak KAC-1310 Image Sensor is supplied to be integrated into this camera system. This project will concentrate on acquiring images from this sensor and storing them in a suitable mass memory. Versatility and upgradeability will be a key concern of the design as the final specifications and requirements for the camera are uncertain at the time of design.

This camera system is not intended as a fully functional prototype, but as a demonstration of the small size, power usage and versatility of the camera design. These factors are considered in all design decisions of the thesis.

1.2 The Rest of the Document

Chapter 2 briefly discusses the concept of a nanosatellite and why a CMOS image sensor is well suited for a camera application onboard a nanosatellite. The KAC-1310 CMOS Image Sensor is then discussed in more detail and various interpolation algorithms are mentioned. This is followed by an explanation on the basic operations of NAND flash memory. The concept of invalid blocks in these devices is also introduced. The Altera Nios II is discussed giving a brief overview of what soft-core processors entail. Finally, this chapter concludes by briefly giving some background information on communication protocols used in the design.


Chapter 3 looks more closely at the design specifications and investigates the various design constraints. Preliminary calculations on data rate requirements are made and problems associated with designing components for nanosatellites are discussed.

In Chapter 4, important design decisions are made and a proposed architecture for the final design is given. The selection of a FPGA is argued and the intended functionality of each VHDL component is explained. Changes to the initial design requirements are also addressed.

Chapter 5 looks in detail at the VHDL design for the demonstration camera. The hardware design and implementation is discussed and an embedded soft-core processor is configured.

Chapter 6 shows the results and simulations for the system design. The VHDL system design is simulated before the PCB is built. The PCB is built and checked and minor mistakes are discussed. A power analysis of the board and a discussion on work in progress concludes the chapter.

Chapter 7 is the final chapter of the thesis with conclusions that were drawn from the project. Proposals for future studies and suggestions to improve the design are given.



Chapter 2

Background

2.1 Nanosatellites

A nanosatellite is defined as a satellite weighing in the range of 1kg and 10kg. Smaller and lighter nanosatellites require smaller and cheaper launch vehicles and are occasionally launched in multiples. They can also be piggyback launched, using excess capacity on larger launch vehicles.

Furthermore, since the overall cost risk in the mission is much lower, more up to date but less space proven technology can be incorporated into nanosatellites than can be used in larger, more expensive missions.

2.1.1 Application significance

Cost is not the only reason for the use of miniaturised satellites. Miniaturised satellites can accomplish missions that larger satellites are unsuitable for, such as:

- Constellations for low data rate communications,
- Using formations to gather data from multiple points,

- In-orbit inspection of larger satellites, and
- Experimenting with new, less space proven technology.

2.1.2 Power & Physical constraints

The smaller dimensions of a nanosatellite infer less area for solar panels and thus less power is generated for the satellite to operate from. Therefore, any component used on the nanosatellite must be extra small and use power conservatively. Various methods of reducing power consumption exist. A widely used method to reduce the average power consumption is duty cycling of all components not requiring constant power [1]. Another simple method is to slow down operating clock frequencies on the satellite's subsystems.

The use of low power devices also aids in reducing power usage. Subsystems like cameras, see Figure 2.1, can use CMOS Image sensors. These sensors use low power and virtually no external components are needed. Research done at the ESL [2][3] suggests using NAND flash memory for the mass memory unit. NAND flash is a non-volatile, high-density memory, which uses very low power and is manufactured in small, lightweight packages.




Figure 2.1: Block Diagram of a Proposed Camera Design

2.2 Kodak KAC-1310 CMOS Image Sensor

2.2.1 Device Description

The Kodak KAC-1310 is a SXGA format pixel array, solid state CMOS sensor, with 1280x1024 active elements. The pixels have a $6.0\mu\text{m}$ pitch. The pinned photodiode architecture utilized in the pixels ensures high sensitivity and low noise.

The complete analogue image acquisition, digitising, and digital signal processing of the image is integrated on the device. A 10-bit ADC converts the analogue data to a 10 bit digital word stream.

A monochrome version image sensor without microlenses is available, but to further enhance sensitivity an image sensor with Bayer (RGB or CMY) patterned Colour Filter Array (CFA) microlenses can be used. See Figure 2.2 and Figure 2.3. Auto White Balance (AWB) as well as exposure gain adjustment can be corrected in real time with Digitally Programmable Amplifiers (DPGAs).

Integrated timing and programming controls allow video or still image capture in progressive scan modes. A progressive scan camera processes all the lines in order, row by row, thus no interlacing of lines takes place. Frame rates are programmable while keeping the Master Clock (MCLK) frequency constant. The sensor outputs the valid frame, line, and pixel synchronisation signals needed to capture the images.

The image size is fully programmable to a user-defined window of interest (WOI). Reduced resolution can be obtained by sub-sampling, while still maintaining a constant field of view. The field of view is the part of the observable world that is seen at any given moment.

The sensor is controlled by a two-line I²C-compatible serial interface. See Section 2.5.1. The device operates from a single 3.3V power supply and no additional biases are required. A single Master Clock is necessary for operation. The Master Clock can range from 1 to 20 MHz.

2.2.2 Operation

The KAC-1310 sensor consists of a 1280×1024 pixel array. The fundamental operation of a pixel relies on the photoelectric effect where a physical property of silicon allows it to detect photons of light. The photons produce electron-hole pairs in the silicon, which are directly in proportion to the intensity and wavelength of the incident illumination. By applying an appropriate bias, the electrons can be collected and the resulting charge can be measured.

The pixel architecture consists of four transistors, which permit all pixels in a row to have common Reset, Transfer, and Row Select control signals. These signals are used to access the pixels. All the pixels in the device have common supply and ground connections. This optimized cell architecture allow for a higher fill factor and improves noise reduction and antiblooming.

The sensor needs a means to measure the dark level offset, which is used downstream in the signal processing chain to perform auto black level calibration. Thus at the periphery of the imaging section, there are additional pixels called isolation and dark pixels. The dark pixels are made insensitive to photons because they are covered by a light blocking shield, while isolation pixels eliminate inexact measurements, caused by light piping into the dark pixels adjacent to the active pixels.



The extra isolation pixels at the array's periphery are also useful for some colour interpolation algorithms.

2.2.3 Image Formats - Bayer Pattern

In practice, there are a number of different ways that pixels are arranged in the matrix array. The RGB Bayer filter, similar to Figure 2.2, is the most common. The RGB Bayer filter is composed of alternating filters of Red (R) and Green (G) for odd rows and alternating filters of Green (G) and Blue (B) for even rows.

Another alternative is the CMY Bayer filter illustrated in Figure 2.3, which consists




Figure 2.2: Bayer RGB Pattern CFA [4]

of Cyan (C), Magenta (M) and Yellow (Y) filters. Bayer CMY has the advantage of a 50% increase in sensitivity [4] over the RGB pattern due to the higher quantum efficiency (QE) and larger wavelength spread per colour. This makes Bayer CMY a better choice for low light applications.




Figure 2.3: Bayer CMY Pattern CFA [4]

As each raw pixel of the sensor is behind a colour filter, the output of the sensor is a mosaic of monochrome pixels in one of the colour components (e.g. intensity in red, green, or blue). An algorithm is thus needed to estimate the colour levels of the other colour components of each pixel.

2.2.4 Demosaicing algorithms

A demosaicing algorithm is a mathematical process used to interpolate a complete image from the raw matrix data received from the colour filtered image sensor. Demosaicing is also known as CFA interpolation or colour reconstruction.

There are various demosaicing methods. Some produce better results for natural scenes while others are preferred for printed material, which typically has a high contrast and a limited colour palette. This shows the inherent difficulty in estimating the unknown pixel colours. Naturally, there is also the trade-off between computational complexity and the quality of estimation.

The following are some demosaicing algorithms:

- Quick interpolation is a low grade, nearest neighbour replication. This method simply copies the correct colour component of an adjacent pixel. Quick interpolation is not computational intensive, but is unsuitable for any application where quality is required.
- Simple interpolation algorithms are uncomplicated mathematical operations using only nearby instances of the same colour component. The simplest is the bilinear interpolation method. In this method, the blue value of a non-blue pixel is computed as the average of the adjacent blue pixels, and similar for red and green. Variations of this method include bicubic-, spline- and laplacian interpolation.
- Synthetic field based interpolation algorithms first compute an alternate representation from which the colour components is then interpolated. Examples are Hue interpolation and Log hue interpolation.
- Adaptive algorithms adapt its method of estimation according to characteristics of the area surrounding the relevant pixel.

Various commercial products implement proprietary estimation methods. Very little is freely known about these estimation techniques, but it is likely that they incorporate similar methods as mentioned above.

2.3 NAND Flash Memory

Flash memory is a non-volatile memory storage medium, which means that it does not need power to maintain the information stored on the chip. The name, flash memory, is derived from the organization, of the microchip, so that a section of memory cells are erased in a single action or “flash”. The erasure is caused by Fowler-Nordheim tunnel injection during which electrons pierce through a thin dielectric material to remove an electronic charge from a floating gate associated with each memory cell. NAND Flash devices have internal charge pumps that are needed to generate the high voltages for writing and erasing.


2.3.1 Memory Organisation and Interface

The NAND Flash device’s main memory array consists of blocks that are divided into pages. Each page is split up into two sections: the data area and the spare area. The spare area is typically used for housekeeping data such as checksum values. A practical example of the memory organisation is shown in Figure 2.4. Note that in this example a page consists of 2112 bytes, 2048 data bytes and 64 spare bytes.

NAND flash devices make use of an indirect interface. There are no dedicated address, command, or data lines. Instead, bidirectional I/O lines combined with some control lines are used. For example, address cycles are multiplexed onto the I/O lines with the ALE control line high. A similar setup is used for command and data cycles.

Higher density devices have more address cycles to access greater amount of blocks or pages. The table in Figure 2.4 shows the format of the five address cycles needed to address 4224Mbits (528MB).

Using the indirect interface scheme reduces pin counts and allows for upgrades to future densities by maintaining consistency in the system board design.



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	Column Address
2nd Cycle	A ₈	A ₉	A ₁₀	A ₁₁	*L	*L	*L	*L	Column Address
3rd Cycle	A ₁₂	A ₁₃	A ₁₄	A ₁₅	A ₁₅	A ₁₇	A ₁₈	A ₁₉	Row Address
4th Cycle	A ₂₀	A ₂₁	A ₂₂	A ₂₃	A ₂₄	A ₂₅	A ₂₆	A ₂₇	Row Address
5th Cycle	A ₂₈	A ₂₉	*L	*L	*L	*L	*L	*L	Row Address

NOTE : Column Address : Starting Address of the Register.
 * L must be set to "Low".
 * The device ignores any additional input of address cycles than required.

Figure 2.4: Samsung K9K4G08U0M Memory Array Organisation [5]

2.3.2 Operation

2.3.2.1 Writing/Programming

NAND flash is programmed on a page-by-page basis. The programming sequence is illustrated in Figure 2.5. Serial data loading begins by inputting the Serial Data Input command (80h), followed by five cycle address inputs and then the serial page data. The Page Program Confirm command (10h) initiates the programming process. The device now goes into a non-volatile programming period where the loaded data is stored in the appropriate page. The R/\overline{B} control line can be monitored to determine when programming is complete. This delay period, t_{PROG} , is typically 200μs but can last up to 700μs.

The result of the internal write operation (success or failure) can be determined by issuing the Status Register Output command (70h), reading the status and inspecting the Write Status Bit (I/O_0).




Figure 2.5: Write Data & Read Status Operation [5]

2.3.2.2 Reading

The process of reading a page of data is similar to writing a page. This is illustrated in Figure 2.6. Sequential reading of data is initiated by first inputting the command $00h$ and five address cycles followed by $30h$. A waiting period follows, during which data is transferred from the main memory array to the internal page register of the NAND flash device. The data transfer delay, t_R , is a maximum of $25\mu s$ [5]. Data can now be read out sequentially by pulsing the read enable (\overline{RE}) line.




Figure 2.6: Read Data Operation [5]

2.3.2.3 Erasing

The Erase operation is performed on a block-by-block basis and can be accomplished by writing the three address cycles of a specific block to the device. The address cycles must be preceded by the Erase Setup command ($60h$) and followed by the Erase Confirm command ($D0h$). See Figure 2.7 for a clearer explanation. The NAND flash device will enter a busy state, t_{BERS} , of typically $2ms$ to $3ms$ during which the block will be erased.

According to a basic property of NAND flash devices, a write operation can only change a stored bit from a logic 1 to a logic 0. The erase operation is thus required




Figure 2.7: Block Erase Operation [5]

to change the stored bit from a logic 0 to a logic 1. Therefore, it is critical that the entire block in which a page resides is erased before the page can be written.

2.3.3 Bad Blocks

NAND flash memory was designed to serve as a low cost solid-state mass storage. To obtain a bigger production yield the existence of initial bad blocks up to a certain percentage is permissible. This lowers production costs.

Valid blocks have the same quality level and bad blocks do not affect the performance of the valid blocks. Initial bad blocks are marked by the supplier during extensive environmental and functional testing. The system design must mask out the bad blocks with address mapping techniques, as the marked bad blocks' reliability is not guaranteed by the manufacturer. The manufacturer guarantees that the first block, placed at $00h$, is a valid block.

Blocks have a limited write/erase capability. Each block can be erased or reprogrammed from 100,000 times to 1,000,000 times and therefore more bad blocks will occur during the lifetime of the device. According to [3], the primary wear out mechanism is believed to be excess charge trapped in the oxide of a memory cell, and the net effect is that the erase times increase until an internal timer times out. This error is then reported back to the system controller through the reading of the status register.

A reference table of the bad blocks needs to be kept to insure that no bad blocks are accessed again.

2.4 Altera Nios II

2.4.1 Introduction to the Nios II

The Nios II is a soft-core embedded processor from Altera. A soft processor is a processor created out of the configurable logic in an FPGA.

The Nios II is designed to be flexible, giving the user control of a number of features such as the cache sizes, interfaces, and execution units. In addition, hardware support for certain operations, such as multiplication and division can be added or removed. The configurability allows the user to trade-off features for size, in order to achieve the necessary performance for the target application.

Programmable logic has reached such a state of advancement in terms of speed and density that it has become an attractive alternative for implementing RISC and CISC processors. It can form a system within which processing, peripherals, data paths, and algorithms can be placed to create powerful, flexible, and upgradeable systems. Programmable logic is now available in forms and sizes that range from the traditional use as glue logic up to structured ASIC replacements.

The Nios II family of 32-bit RISC embedded processors delivers more than 100 DMIPS of performance when implemented in the Cyclone II FPGA family. Since the processors are soft-core and flexible, it is possible to choose from a nearly unlimited combination of system configurations thereby enabling the processor to meet the requirements with regard to features, level of performance and cost.

The Nios II processor family consists of three cores, fast (Nios II/f), standard (Nios II/s) and economy (Nios II/e), each optimized for a specific price and performance range. All three cores share a common 32-bit instruction set architecture and are 100 percent binary code compatible. A library of commonly used peripherals and interfaces is included in the Nios II development kit. A complete list of SOPC builder-ready Intellectual Property (IP) and peripherals can be found at the Altera Web page. The interface-to-user-logic wizard in the SOPC Builder software enables the creation of custom peripherals and their integration into Nios II processor systems.

2.4.2 Avalon On-chip Bus

The Avalon [6] bus is a simple bus architecture designed to connect the on-chip processor and peripherals into a working Nios II processor-based system, as illustrated in Figure 2.8. The Avalon is an interface that specifies the port connections between master and slave components. It also specifies the timing by which these components communicate.




Figure 2.8: Example of a Nios II Processor-based System [7]

The Avalon bus supports advanced features, like latency aware peripherals, streaming peripherals and multiple bus masters. Multiple units of data can be transferred between peripherals during a single bus transaction. Slave-side arbitration is used for the interaction between Avalon masters and slaves. When two or more masters attempt to access the same slave simultaneously, slave-side arbitration determines which master gains access to the slave.

The Nios II's instruction and data buses are both implemented as Avalon master ports. The data master port connects to both the peripheral and the memory components, while the instruction master port only connects to the memory components.

2.4.3 Development Tools

A complete set of tools are available for the hardware design, including Quartus II design software, the SOPC Builder system development tool, ModelSim-Altera software, and SignalTap II embedded logic analyzer.

The SOPC Builder system development tool is used for creating, configuring and generating a hardware Nios II processor-based system. Launching from within the Quartus II design software, SOPC Builder provides an intuitive, wizard-driven, graphical user interface for creating, configuring, and generating system-on-a-programmable-chip (SOPC) designs.

To make the software design flow as easy as possible, it is possible to accomplish all software development tasks including editing, building, debugging programs, and flash programming within the Nios II IDE.

To develop and debug a Nios II processor-based system a PC, an Altera FPGA device and a JTAG download cable is required. The Nios II architecture supports a JTAG debug module that provides on-chip emulation features, enabling the processor to be controlled from a remote host PC. The Nios II IDE can communicate with the JTAG module on the Nios II processor-based system. This allows downloading of programs to memory, starting and stopping program execution, setting break-points and watch points, analysing registers and memory, and collecting real-time execution data.

2.5 Communication Methods

2.5.1 I²C

I²C [4][8] is a two-wire serial bus and was originally developed by Philips. I²C does not need a chip select or arbitration logic, making it cheap and simple to implement in hardware.

The two I²C signals are serial data (*SDA*) and serial clock (*SCL*). Together, these signals make it possible to support serial transmission of 8-bit bytes of data over the two-wire serial bus. The device that initiates a transaction on the I²C bus is termed the master (Not to be confused with the Avalon master and slave). The master normally controls the clock signal. The data on the *SDA* line is valid when the master switches the *SCL* line from high to low. A device being addressed by the master is called a slave.

If an I²C slave is slower than the master it can hold off the master in the middle of a transaction using clock stretching. Clock stretching is when the slave keeps *SCL* low until it is ready to continue. Most I²C slave devices do not use this feature, but every master supports it.

The I²C protocol supports multiple masters, but most system designs include only one. There may be one or more slaves on the bus. Both masters and slaves can receive and transmit data bytes.

Each I²C-compatible hardware slave device comes with a predefined device address. The master transmits the device address of the intended slave at the beginning of every transaction. Each slave is responsible for monitoring the bus and responding only to its own address. This addressing scheme limits the number of identical slave devices that can exist without contention on an I²C bus.

The master begins the communication by issuing the start condition [9]. The master continues by sending a unique 7-bit slave device address, with the most significant bit (MSB) first. The eighth bit after the start, the *Read/Write*, specifies whether the slave is now to receive (0) or to transmit (1). This is followed by an *ACK* bit

issued by the receivers, acknowledging receipt of the previous byte. The transmitter (slave or master, as indicated by the bit) then transmits a byte of data starting with the MSB. At the end of the byte, the receiver (whether master or slave) issues a new *ACK* bit. This 9-bit pattern is repeated if more bytes need to be transmitted.

A write transaction is when the slave is receiving. When the master is done transmitting all of the data bytes it wants to send to the slave, it monitors the last *ACK* and then issues the stop condition. In a read transaction where the slave is transmitting, the master does not acknowledge the final byte it receives. This tells the slave that its transmission is done. The master then issues the stop condition.

2.5.2 LVDS

Low voltage differential signalling [10], or LVDS, is an electrical signalling system that can run at very high speeds over cheap, twisted-pair copper cables. It was introduced in 1994 and its use has since become popular in very high-speed networks and computer buses.

LVDS uses the difference in voltage between two wires to signal information. Depending on the logic level to be sent, the transmitter sends a small current, nominally 3.5mA, into one of the wires. The current passes through a resistor, matched to the characteristic impedance of the cable at the receiving end, approximately 100Ω to 120Ω , and then returns in the opposite direction along the other wire. The voltage difference across the resistor is therefore about 350mV. The receiver senses the polarity of this voltage to determine the logic level.

The small amplitude of the signal and the tight electric- and magnetic-field coupling between the two wires reduces the amount of radiated electromagnetic noise.

The low common-mode voltage (the average of the voltages on the two wires) of about 1.25V allows LVDS to be used with a wide range of integrated circuits with power supply voltages down to 2.5V or lower. The low differential voltage, about 350mV as stated above, causes LVDS to consume very little power compared to other systems. For example, the static power dissipation in the LVDS load resistor

is 1.2mW, compared to the 90mW [11] dissipated by the load resistor for an RS-422 signal. This power efficiency is maintained at high frequencies because of the low voltage swing.

LVDS is often used for serial data transmission, which involves sending data bit-by-bit down a single wire, as opposed to parallel transmission, during which several bits, usually in multiples of eight, are sent down many wires at once. Its high speed (a maximum data rate of 655 Mbit/s over twisted-pair copper wire) and its use of in-channel synchronisation, makes it possible to send serial data faster than could be done with a parallel bus.

When serial data transmission is not fast enough, data can be transmitted in parallel using an LVDS pair for each bit. This system is called bus LVDS, or BLVDS, and uses a higher driving current of 10mA, instead of 3.5mA.

2.5.3 CAN Bus

Controller Area Network (CAN) [10] is a multicast, shared, serial bus standard, originally developed in the 1980's by Robert Bosch GmbH. CAN was specifically designed to be robust in electromagnetically noisy environments and utilizes a differential bus with special transceivers to support bit-wise arbitration. It can be even more robust against noise if twisted pair wire is used. CAN was initially created for automotive purposes as a vehicle bus, but is today used in a variety of embedded control applications.

Bit rates up to 1Mbit/s are possible at networks length below 40m. Decreasing the bit rate allows longer network distances (e.g. 125kbit/s at 500m).

CAN transmits data through a binary model of “dominant” bits and “recessive” bits, where a dominant bit is a logical 0 and a recessive bit is a logical 1. If one node transmits a dominant bit and another node transmits a recessive bit, the dominant bit “wins”. This is similar to a logical AND between the two as illustrated in Table 2.1.

Table 2.1: Bus state with two nodes transmitting simultaneously

	dominant (0)	recessive (1)
dominant (0)	dominant (0)	dominant (0)
recessive (1)	dominant (0)	recessive (1)

As an example, if node-A is transmitting a recessive bit, and node-B sends a dominant bit, node-A will see a dominant bit, and recognise that a collision occurred. Node-B will continue sending bits, while node-A will stop. All other collisions are invisible, as the same data will be transmitted on the bus. A dominant bit is asserted by creating a voltage across the wires, while a recessive bit is simply not asserted on the bus. If any node sets a voltage difference, all nodes sees it, and hence a dominant bit is transmitted.

When two or more devices start transmitting at the same time, there is a priority based arbitration scheme to decide which device will be granted permission to continue transmitting. Commonly a Carrier Sense Multiple Access/Bitwise Arbitration (CSMA/BA) scheme is implemented.

During arbitration, each transmitting node monitors the bus state and compares the received bit with its own transmitted bit. If a dominant bit is received, while a recessive bit is transmitted, the node loses arbitration and stops transmitting. Arbitration is performed during the transmission of the identifier field (ID). The ID with the lowest numerical value has the highest priority. Each node starting to transmit at the same time sends an ID starting from the MSB bit. As soon as a node's ID is a larger number (lower priority) it will be sending a 1 (recessive bit) and see a 0 (dominant bit), thus the node will stop transmitting. At the end of ID transmission, all nodes, but one has stopped transmitting, allowing the highest priority message to pass through unobstructed.

Chapter 3

Design Specifications

A Kodak KAC-1310 Image Sensor was supplied to be integrated into a camera system aimed to be used on a nanosatellite. No strict specifications were given as the nanosatellite was only in the concept phase. It was however desired that the camera should be able to take images of at least 1024×1024 pixels and that it should be capable of storing at least 100 of these images in non-volatile memory. The LVDS standard was recommended for the fast data down link, while CAN bus was optional for control of the camera system. The requirements also suggested the use of a soft-core processor in the design for control and possible real time interpolation of the images. Furthermore, the camera system must also be able to operate from a 5-12V power bus. The optics part of the application is not covered in this thesis. Only an image acquiring and storing device is required.

3.1 Design Constraints

3.1.1 Timing and Data Rate Calculations

3.1.1.1 CMOS Sensor Calculations

The CMOS Sensor is capable of taking images in two modes, either Continuous Frame Rolling Shutter capture mode (CFRS) for video capture or Single Frame Rolling Shutter capture mode (SFRS) for still images. As the camera system will take still images only, the timings and data rate calculations for SFRS alone will be considered.

In SFRS mode, the total time to capture a frame is divided into two parts, the pixel integration time and the readout time. See Figure 3.1. The pixel integration time, also known as electronic exposure timing in photographic terms, can be widely varied from a small fraction of the frame readout time to the entire frame time. This electronic exposure time can be set by the user and will not influence the data rate calculations.




Figure 3.1: Single Frame Capture Mode (SFRS) [4]

The image dimensions can be sized by setting the Window of Interest (WOI) registers, WOI Row Depth (wrd) and WOI Column Depth (wcd). The image can also

be padded with blanking pixels (invalid dark pixels) to slow down readout times by increasing the Virtual Frame (VF) Column Width (vcw). The readout time can be calculated using:

$$\text{Readout Time} = T_{row} \times (wrd + 1) \quad (3.1.1)$$

where

$$\text{Row Time } (T_{row}) = (vcw + shA + shB + 19\mu s) \times MCLK_{period} \quad (3.1.2)$$

Table 3.1 gives a summary of readout times at different MCLK frequencies for a 1280×1024 pixel image. The Sample and Hold times, shA and shB , is kept at their default values of $10\mu s$.

Table 3.1: Readout Times compared to MCLK

MCLK [MHz]	Row Time [μs]	Readout Time [s]
1.00	1319.000	1.351
1.25	1055.200	1.081
1.50	879.333	0.900
1.75	753.714	0.772
2.00	659.500	0.675
2.25	586.222	0.600
2.50	527.600	0.540
2.75	479.636	0.491
3.00	439.667	0.450
4.00	329.750	0.338
5.00	263.800	0.270
10.00	131.900	0.135
15.00	87.933	0.090
20.00	65.950	0.068

The maximum data rate occurs during the Horizontal Clock (HCLK) bursts, Figure 3.1, where a pixel is readout on every rising edge of the HCLK. In each burst, one row of pixel data is clocked out. The HCLK is a delayed MCLK and thus the pixel rate is proportional to the MCLK frequency, Figure 3.2.

In Table 3.2 the effective data rate and the burst data rate for 10 and 8 bits/pixel is shown for different MCLK frequencies. The effective data rate is the size of an




Figure 3.2: Default Row Sync Waveforms [4]

image divided by the readout time, while the burst data rate is computed as the readout of one pixel per MCLK period.

Table 3.2: Data Rates compared to MCLK

MCLK [MHz]	Effective Data Rate [MB/s]		Burst Data Rate [MB/s]	
	10 bits/pixel	8 bits/pixel	10 bits/pixel	8 bits/pixel
1.00	1.16	0.93	1.19	0.95
1.25	1.45	1.16	1.49	1.19
1.50	1.74	1.39	1.79	1.43
1.75	2.02	1.62	2.09	1.67
2.00	2.31	1.85	2.38	1.91
2.25	2.60	2.08	2.68	2.15
2.50	2.89	2.31	2.98	2.38
2.75	3.18	2.55	3.28	2.62
3.00	3.47	2.78	3.58	2.86
4.00	4.63	3.70	4.77	3.81
5.00	5.78	4.63	5.96	4.77
10.00	11.57	9.25	11.92	9.54
15.00	17.35	13.88	17.88	14.31
20.00	23.14	18.51	23.84	19.07

Any image-capturing device will have to be able to capture pixels at the burst data rate and must be able to process the image data at the effective data rate. The effective data rate can be reduced by adding more blanking pixels and thus increasing the readout time.

3.1.1.2 NAND Flash Data Rate Calculations

Writing large amounts of data to NAND flash memory can take longer than expected, as a write operation to NAND flash is always followed by a time delay. This delay can last up to $700\mu s$ [5] and only after this delay can a next page be written to the device. The reason for this delay is that the device goes into a busy state where the device transfers the data from its cache register to the flash cells. See Figure 3.3.

The sequence to write a page of data to a NAND flash device is as follows:

1. Write 6 setup cycles,
2. Wait ALE signal to Data Loading time delay, t_{ADL} , $100ns$,
3. Write 2112 bytes of data (2048 data + 64 spare bytes),
4. Write 1 program command cycle,
5. Wait t_{PROG} , which can last up to $700\mu s$,
6. If desired check if write was successful.

A write cycle, t_{WC} , to write one byte, can be no shorter than $30ns$ [5]. Therefore, one page (2112 bytes) can be written at a maximum burst data rate of $31.79MB/s$. Writing one page takes $30ns \times 2112 = 63.36\mu s$. Adding t_{PROG} , t_{ADL} and 7 setup cycles to this time gives $763.67\mu s$ needed to write one page and results in a continuous data rate of $2.64MB/s$.

This means that although the NAND flash device can handle high data rates in excess of $30MB/s$ for data blocks less than a page size, it can only handle a continuous data rate of $2.64MB/s$ if multiple pages has to be stored. If needed this data rate can be increased by using multiple NAND flash devices in a round-robin fashion as described in [3].

Table 3.3 shows the burst and continuous data rates compared to different write cycles, t_{WC} , that is capable when using a single NAND flash device.




Figure 3.3: NAND flash page write sequence [5]

Table 3.3: NAND Flash Burst and Continuous Write Data Rates

t_{WC} [ns]	Write time/page [us]	Burst write [MB/s]	Continuous write [MB/s]
30	763.670	31.79	2.637
31	765.789	30.76	2.630
32	767.908	29.80	2.623
33	770.027	28.90	2.616
34	772.146	28.05	2.609
35	774.265	27.25	2.601
36	776.384	26.49	2.594
37	778.503	25.77	2.587
38	780.622	25.10	2.580
39	782.741	24.45	2.573
40	784.860	23.84	2.566
45	795.455	21.19	2.532
50	806.050	19.07	2.499

3.1.2 Memory Capacity

The minimum capacity of the NAND flash memory depends on the size and the amount of images that needs to be stored. It is required that a minimum of a 100 images need to be stored, as images can only be downloaded to the ground

station when the satellite is in range. Images must also have a resolution of at least 1024x1024 pixels.

Assuming 10 bits/pixel, the standard output of the KAC-1310 CMOS image sensor, the size of one image is 1.25MB/image. In order to store 100 images the NAND flash device's memory capacity must exceed 125MB.

The preceding calculation was done for raw images - no demosaicing. If interpolation is considered, then 3 bytes/pixel is necessary, assuming that a 24bit/pixel interpolation scheme is used. These images are 3 times larger in memory size and thus the total storage size needed is $3 \times 125\text{MB} = 375\text{MB}$.

This is the minimum memory size, as no bad blocks in the NAND flash device is taken into account in this calculation. The failure of NAND flash blocks will occur more rapidly in space than on earth because of radiation (Section 3.1.5). Therefore, when choosing the capacity of the NAND flash memory, extra memory must be allowed for bad blocks.

3.1.3 Power Constraints

Satellites are powered by both rechargeable batteries and solar panels. A nanosatellite's dimensions are much smaller than that of a larger satellite. Smaller dimensions infer less area for solar panels and thus less power is generated for the satellite to operate from. Therefore, any component used on the nanosatellite must use power conservatively. This is one of the main design considerations for the camera system.

Preliminary calculations show that the peak power use of the camera system will be more than 350mW as:

$$Power_{KAC-1310} @13.5MHz = 250mW$$

and

$$Power_{Samsung\ K9K4G08U0M} = 30mA \times 3.3V = 99mW$$

A design with a peak power usage preferably less than 1W will be attempted for this thesis.

3.1.4 Physical Size and Mass Constraints

As mentioned before, a nanosatellite has small dimensions and thus onboard components must adhere to this constraint.

Component mass must be kept to a minimum, because the cost of launching a satellite is directly proportional to its mass. The design should therefore attempt to keep the camera's size and mass to the absolute minimum.

3.1.5 Radiation

This camera's application is for use onboard a satellite and will therefore be subjected to space radiation. Fortunately, the radiation of the camera's circuitry will be reduced by the 2 - 3mm thick aluminium panels of the satellite's body.

Radiation of the CMOS sensor is of a bigger concern as it is not shielded by the aluminium panels. The CMOS sensor is only covered by the optical lens system, which does not provide protection from radiation. The biggest source of space radiation for LEO satellites is the sun [1]. As the camera will not be used to image the sun, but more likely the earth, the lens system, and therefore the CMOS sensor, will mostly face the earth. The earth does not produce radiation and therefore the CMOS sensor will not be subjected to excessive radiation.

Studies done in the ESL on the radiation tolerance of NAND flash memory has concluded that NAND flash memory should be capable of handling the radiation experienced in LEO for at least 5 years.

This thesis will not test the design for radiation hardness, but will assume that the satellite body and orientation will shield the system from radiation.

3.1.6 Bad Block Table

Any decent design that makes use of NAND flash memory must keep record of the bad blocks in the NAND flash device. This can be done by storing the information in a lookup table. The bad block lookup table must be saved in a non-volatile memory space so that the information will not be lost when power is removed. A good place to store the bad block table would be in a known good block of the NAND flash device.

The bad block table is dynamic as new bad blocks can form during the lifetime of the device. The data structure of the bad block table must be suitable for random bad block address changes and lookups must be relatively efficient. To allow for random access the bad block table might be loaded into the memory of a controller and should therefore be small as not to waste valuable resources.

3.1.7 Error Correcting Codes

Radiation and device degrading can cause bit flips in stored data. This corrupted data can to some degree be corrected by using error correcting codes (ECC). Various ECC codes exist, but a fundamental property of these codes is the need for extra memory to store the computed codes. A very well known ECC is the Hamming code. All these ECC codes are based on some form of parity bit scheme and are limited to the extend of their correction capabilities.

For this design some controller that is capable of handling the required data rates, while still processing the ECC codes, is needed. Extra storage memory will also be necessary to store the final ECC.

3.1.8 Optics

A camera system needs an optical element to focus the real image on the light sensitive image-capturing instrument, like the CMOS image sensor.

The design of optical lenses is a field of study in its own right and is very application specific. As the exact use onboard the satellite or application of this camera system is not yet known it was decided not to focus on the design of a lens system, but rather on the capturing and storing of the image data from the CMOS image sensor.

3.1.9 Complexity and Reliability

The risk in making satellites is quite high and therefore the satellite and all subsystems must be extremely reliable. It is difficult to debug and fix a system in space. Systems must therefore be capable of either correcting themselves, or be able to work with reduced functionality.

By keeping the design both simple and modular, future upgrades and maintenance is easier. Modular systems can be tested individually and faults localised more easily.

3.1.10 Cost

As with any engineering project, cost must be kept to a minimum and this project is no exception. The project is sponsored mainly by SunSpace¹ and other commercial companies.

The project did not have unlimited resources, and therefore decisions made regarding component selection, choices between different development software, and the number of PCB layers were all made keeping costs at a minimum.

¹SunSpace was established in 2000, through the Unistel Group and the Office of Intellectual Property of the University of Stellenbosch.

Chapter 4

System Design Overview

The design requires the use of a FPGA. FPGAs are very versatile and if designed well the whole design can be very compact. The design will only consist of the CMOS image sensor, the NAND flash memory, a FPGA and the required power system.

All the glue logic for the interfaces to the CMOS image sensor and NAND flash memory can be implemented in the FPGA. It is possible to implement all the communication drivers in the FPGA along with a soft processor to do the house-keeping work. The necessity for extra external memory can be avoided by choosing the correct FPGA with enough internal RAM.

4.1 FPGA Considerations

Since the main system design is implemented in a FPGA, selecting the correct family of FPGA is of vital importance, especially when designing high-speed devices. If the design grows to exceed the selected device there must be a device in the family that is larger in capacity to migrate to.

Various FPGA vendors were considered but finally it was decided to use the Altera Cyclone II family. The reasons for this choice will be discussed next:

- Intellectual Properties (IP) - The Altera FPGAs supports mega functions which include FIFOs, memory structures, LVDS drivers, JTAG UARTs, but most importantly the Nios II soft-core processor. The Nios II is also very well supported and documented.
- Internal RAM - The Altera Cyclone II families offer the highest amount of internal RAM per device. Abundant internal RAM is needed, as no external RAM will be used.
- Power usage - The Cyclone II uses half the power than the Cyclone I and comparable Xilinx devices.
- Migration - The Cyclone II offers good migrating possibilities.
- Speed - Initial simulation with the Cyclone II proved that the Cyclone II family is capable of the high internal clock speeds necessary for this design.
- Availability - The Cyclone II has been on the market for a reasonable amount of time and is readily available.
- Development Software - The University of Stellenbosch has full licenses for the Altera's development software and the author is fairly familiar with these development tools.
- Capacity - The Cyclone II devices offer a high capacity of logic elements in standard packages.



The Altera Cyclone II EP2C35F484C6 FPGA was selected to be utilised in the design. Although SRAM based FPGA are not widely used in space applications due to radiation upsets, the selection is still viable, as the radiation upsets will not degrade the reliability of the satellite. The camera system is not a vital “life” component of the satellite and if an upset should occur the camera can simply be reset and reconfigured by the OBC.

The Cyclone II EP2C35F484C6 contains four phase lock loops (PLL) and hardware multipliers. It is capable of parity bit checking on internal memory and can do Cyclic Redundancy Checks (CRC) [12] on the FPGA's configuration. All these features make the Cyclone II a very appealing choice.

4.2 VHDL Design Overview

The following discussion will explain the system's VHDL design as seen in the grey area of Figure 4.1.




Figure 4.1: System Block Diagram

4.2.1 Data Widths

The CMOS image sensor outputs the pixel data in a 10-bit wide bus. The NAND flash device has an 8 bit I/O bus. Packing 10 bits into 8-bit packets can become a strenuous task and may cause that one image worth of data does not fit perfectly into a NAND block partition or even worse, a page partition. The result of this is that one partition can contain the data of two images. This makes data management more complex.

To reduce this complexity and future debugging efforts it was decided to keep the design simple and choose the data width as 8 bits. The effect of this decision is that the two least significant bits from the CMOS image sensor output is discarded and therefore the image colour depth is reduced. An advantage of this choice is that the required data rates can be relaxed.

4.2.2 Data Routing

One of the main challenges of this design is transferring data from the CMOS image sensor to the NAND flash memory device, while simultaneously downloading images from the NAND flash memory.

It was decided to use two FIFOs to shift the data around. One FIFO is used to transfer data to the NAND flash memory and the other FIFO to transfer data from the NAND flash memory. Each FIFO will use a dual-clock system, meaning that there are two separate clocks for reading from and writing to each individual FIFO. See Figure 4.2.




Figure 4.2: Dual Clock FIFO

By using two clocks, it is possible to input data into the FIFO at one particular data rate while concurrently outputting data from the FIFO at a different data rate. This attribute is very useful as image data can now be buffered in the FIFO and at a specified time be flushed out at a much higher data rate to the NAND flash memory.

Writing data as fast as possible to the NAND flash reduces the average power of the system, as the NAND flash device will only be operational for very short intervals. The NAND flash device consumes $99mW$ during a write or read operation but only


$66\mu W$ during idle time. It thus makes sense to reduce the operational time of the NAND flash device.

Similarly, the FIFO used to read the data from the NAND flash memory could be used to buffer the high-speed data from the NAND flash device and then output the data at a slower rate for external devices.

A FIFO features optional signals such as asynchronous clear, empty-, full- and half-full signals. The asynchronous clear will be used to clear the FIFO on reset, while the empty and full signals will be used to determine the status of the FIFOs. The half-full signal warns that the FIFO is half-full and will be used to signal that the buffered data is ready to be shifted to the next module.

Having this feature, it was decided to make the FIFO's depth twice that of a NAND flash page size. Thus $2 \times 2048 \text{ bytes} = 4096 \text{ bytes}$. This allows the system to buffer a full page worth of data before writing it to NAND flash memory. The deeper Input-FIFO permits more than one page to be buffered for when the NAND flash memory is busy outputting read data into the Output-FIFO.

Seamless concurrent reading and writing to the mass NAND flash memory can be implemented using this feature.



4.2.3 Error Detecting and Correcting

To make the mass memory more robust against radiation and random bit flips, some form of error correcting code (ECC) needs to be implemented in an error detecting and correcting (EDAC) scheme. NAND flash suppliers recommends using Hamming code ECC to recover the error [13].

The recommended Hamming code algorithm computes 24 bits (3 bytes) for every 512 bytes of data. Thus to protect a full page of 2048 bytes, 12 bytes needs to be added [14]. Fortunately, NAND flash comes with a spare area in each page where these codes can be stored. This Hamming code can correct a single bit flip error in each protected sector and detect if there is more than one error. Since the page

is divided into four sectors, 4×512 bytes, four flipped bits can be corrected in the page if they all occur in separate sectors.

When a page is written to the flash memory 12 ECC bytes are computed and appended to the stored data. When the same stored page is read from flash memory, the same algorithm is used to compute another 12-byte code word. The two code words are then compared and any errors are detected. If possible, they are corrected.

To implement this EDAC system a code word generator, a code word comparator, FIFO and an error correction unit is necessary. The FIFO is needed to temporarily store the read page while the second 12-byte code word is generated and compared with the stored code word. This requirement works well with the data router FIFO design in section 4.2.2. Figure 4.3 illustrates the data router FIFOs combined with the EDAC system.




Figure 4.3: Data Router with EDAC Block Diagram

4.2.4 NAND Flash Interface Module

The NAND Flash Interface module is implemented as a number of state machines used to setup the correct command and address cycles for interfacing with the NAND flash device. For each operation, i.e. writing, reading, erasing, or resetting, there is a separate state machine. Each state machine controls the exact sequence

of commands and addresses for its operation since the number of command and address cycles differs for each command.




Figure 4.4: NAND Flash Memory Interface Block Diagram

All the state machines need access to the control and data lines of the NAND flash device and therefore a multiplexer will be implemented to connect the appropriate state machine to these lines. A controller that receives commands from the outside selects the appropriate state machine to execute the desired operation, while also controlling the multiplexer.

4.2.5 Bad Block Table

The bad block table needs to be stored in non-volatile memory to preserve the data during power cycling. As the camera system will be using NAND flash memory to store non-volatile data, it is logical to store the bad block table in the NAND flash device itself. The NAND flash manufacturer guarantees that the first block of the device is a valid block and that it is capable of 1000 program/erase cycles without the need for error checking. The bad block table will therefore be stored in the first block of the NAND flash device.

The negative effect of storing the bad block table in the flash memory is the complexity in accessing and updating the table dynamically. The bad block table will therefore have to be loaded into external RAM at start up and again be stored at the end of the camera's operation. The design is implemented in a FPGA where RAM is predominantly limited. The bad block table's memory footprint must consequently be as small as possible.

Lookups and changes to the table must be efficient and should not require intensive computation.

The method of keeping track of bad blocks used in [3] is unnecessarily complicated, as it uses excess memory and is hard limited to the amount of bad blocks it can keep track of. It also requires the table to be sorted periodically.

A much simpler and elegant solution is to represent the status of each block in the NAND device as a single bit. Structuring the table in an 8×512 bit matrix not only saves memory but sorting is redundant. Using this scheme the status of every block is represented as valid or invalid. Any block's 12 bit address can now simply be mapped and compared to the valid bit in the bad block table. See Figure 4.5.




Figure 4.5: An Example of the proposed Bad Block Table organisation

This solution keeps track of all 4096 blocks in only 512 bytes, effectively four times less memory than the proposed method in [3]. The table's size is also smaller than a NAND flash device's page size and thus only one access to flash memory is needed to load or store the bad block table.

4.2.6 Image Storage Structure

The specification for the camera system requires that at least 100 images must be stored in NAND flash memory. Before a decision can be made about a structure to store these images in, some insight is needed:

A non-interpolated image is 1.25MB in size and will span 10 blocks of NAND flash memory:

$$\frac{1.25MB}{2048 \text{ bytes/page} \times 64 \text{ pages/block}} = 10 \text{ blocks}$$

An interpolated image is 3 times 1.25MB (Section 3.1.2) and will thus span 30 blocks of flash memory.

Bad blocks can also develop during the lifetime of the system and will cause the memory space to become fragmented. Dividing the memory space into predefined image partitions will therefore not work. Keeping a file system is also too complex and difficult to maintain. A memory structure that is simple to implement and easily organised is desired.

It was decided to use the flash memory space as a linear list of blocks. The bad block table will map out all bad block addresses allowing the memory space to appear continuous. Images will be stored consecutively in flash from block 1 to block 4095, skipping bad blocks, until the flash memory is full. Images will be downloaded from block 1 and a pointer will be kept to the last block and page that has been downloaded. A second pointer will be kept to indicate the next open block to where image data can be written.

Erasing individual blocks are not allowed, as this will leave the continuous memory space fragmented and difficult to manage. Instead, the memory blocks can only be erased all at once as a unit.

This method also implements some form of wear levelling as all the blocks in the device are likely to be programmed and erased equally often.

4.2.7 Bad Block Table & Address Manager Module

Valid addresses needs to be generated from the bad block table (BBT) on access requests to the NAND flash device. The data router, bad block table and storage structure must also operate in unison. This module will fulfil this function.

The address manager creates incremental addresses starting at block 1. The generated address is compared to the block address, read from the bad block table, and is skipped if it is marked as a bad block.




Figure 4.6: Bad Block Table & Address Manager Block Diagram


When a request is received to write a page to flash memory the last written block address is passed to the block address generator. The block address generator compares the address to the bad block table (Section 4.2.5) and if it is found to be a bad block the address generator will increment the block address. This sequence will be repeated until a valid block is found, after which the initiating process will be signalled that a valid block address is available and that writing or reading may commence. This ensures that only valid blocks are accessed.

The module will handle the following low-level requests:

- Load BBT - multiplexes the output of the Output-FIFO to the BBT memory, and sends a command to the NAND Interface module to read the first page of block 0.

- Store BBT - multiplexes the output of the BBT memory to the Input-FIFO. Block 0 is erased before the write page command is send to the NAND Interface module.
- Erase all - starts erasing all the image data blocks, starting at block 1 and ending at block 4095.
- Write page - requests a valid block and page address from the block address generator and then writes the buffered image from the Input-FIFO to the NAND flash memory.
- Read page - requests a valid block and page address from the block address generator starting from the last downloaded address. The NAND Interface module is then commanded to read a page from NAND flash memory at the generated address. The read data is then buffered in the Output-FIFO.
- Reset flash - implemented for possible future use.

The Data Router with EDAC, NAND Interface Module and the Bad Block Table & Address Manager Module will, from here on, collectively be known as the Image Exporter.



4.2.8 Embedded System Controller

The whole design needs to be controlled and must be able to communicate with the OBC. It was decided to use the Altera Nios II soft-core processor for this purpose. Using a processor enables changes to the system to be easily made in software. Different interpolation algorithms can simply be written in a high level programming language such as ANSI C. Many communication drivers are available to interface directly with the Nios II system via the Avalon bus and changing to a different protocol is as simple as adding the new soft-core module. Software drivers exist for these modules and will have to be loaded.

The Nios II is very easy to use and debugging is facilitated by using the JTAG UART. No extra hardware is required to use this feature as the standard JTAG

interface is used. The JTAG controller interface is needed to download the FPGA configuration file to the FPGA.

The Nios II will acquire the image data from the CMOS Image Sensor Interface module. The Nios II will get an interrupt when a byte is received from the CMOS Image Sensor. The Nios II will keep a page worth of data in memory to allow for possible image processing. The data will be written to the Image Exporter via a Direct Memory Access (DMA) controller. This will allow the Nios II processor to be free to communicate with the OBC and to collect more image bytes from the CMOS Image Sensor.

The Nios II will use an I²C module to send commands to the CMOS Image Sensor. A CAN bus module will communicate with the OBC. Both these modules interface directly with the Nios II via the Avalon bus.

The software that will run onboard the Nios II processor will be stored in the external non-volatile serial EPROM device where the FPGA's configuration file is stored. The Nios II will boot from the EPROM device.

Finally the Nios II will control the Image Exporter by sending it the commands discussed in section 4.2.7.

4.2.9 CMOS Image Sensor Interface

An interface from the Nios II to the Kodak KAC-1310 CMOS Image sensor is needed. This interface will supply the KAC-1310 with a 1.25MHz master clock. Pixel data from the KAC-1310 will consequently arrive every $800ns$ ¹ on the rising edge of the HCLK. This data rate of 1.19MB/s (Table 3.2) is about half the continuous data rate that the NAND flash memory can handle during writing and reading (Table 3.3) and will give the Nios II more flexible control of the system.

The CMOS Image Sensor Interface will interface with the Nios II via the Avalon bus and will send an interrupt to the Nios II embedded system controller to read the

¹Calculated as $\frac{1 \text{ byte}}{1.25MHz} = 800ns/byte$

latched pixel byte. The KAC-1310 master clock of 1.25MHz will allow the Nios II processor 1.081 seconds to manage the image data. Please refer to Table 3.1. This gives the Nios II ample time to do housekeeping work.

4.2.10 I²C

I²C is a widely used protocol and open-source implementations of this code exist freely on the internet. It was decided to use the I²C core from the Laboratory of Architecture of the Processors FPSL, Federal Polytechnic School of Lausanne, Switzerland, as this core has been developed and tested for a similar application.

In addition the drivers used for the application serve as a good example of how to interface the Nios II with external user logic. Unfortunately, the documentation is in French, but translation services on the internet can be used to help with interpretation.

4.2.11 CAN Bus

The CAN Bus protocol is also widely used and various implementations exist on the internet. Opencores.org provides an open-source version, while various IP's are for sale on the internet. As the project has limited funds, it is decided to use the free Opencores.org version.


4.2.12 LVDS

As the Altera Cyclone II will be used, it is only appropriate to use the Mega Functions provided by Altera. Altera provides a LVDS Transmitter Mega Function that can be configured to fit the application perfectly.

This LVDS Mega Function makes use of a single PLL and differential paired pins on the Cyclone II.

4.3 Design Implementation Changes

It was later decided by the nanosatellite design team, that demosaicing of images should not be done by the camera system, but rather be done on the OBC or ground station. The camera's design was already implemented at the time of this decision so the capability to do real time interpolation on the images was not removed from the design, although further research and implementation of this feature was halted.



Chapter 5

Detailed System Design

In this chapter, the proposed design is implemented and discussed in detail. The VHDL components are described individually and the operation of complex components are explained by flow charts. An appropriate Nios II system is selected for the application, followed by component discussion and selection. A deviation from the initial design due to unforeseen limitations is also covered.

5.1 VHDL Design Detail

A state machine design approach was used for the VHDL design, allowing the implementation of a structured design. VHDL, implemented as state machines, can simply be expanded by adding a new state.

Debugging state machines is very effective as problems can readily be isolated to a single state.

For this type of project, where data is transferred at high data rates, and where the interface timing to external devices is of vital importance, a synchronous design must be used. State machines work well in synchronous designs where all registers are clocked by a global clock signal. Asynchronous actions are limited to an external reset signal in order to force the circuit into a well-defined state after the power on.

With VHDL one can implement a modular design approach. Individual components can be designed and simulated before being integrated into the final design.

The following sections describe each individual VHDL component in detail.

5.1.1 Bad Block Table & Address Manager Module

The Bad Block Table & Address Manager module is implemented as two processes. The first process handles all new commands. See Figure 5.1. The second process, Figure 5.2, accesses the BBT and generates valid block addresses. Both these processes have access to a single port of the dual-port, internal FPGA memory used to keep the Bad Block Table.

5.1.1.1 Command Handling Process

The Command Handling process consists of two parts (Figure 5.1). The first part decodes the new commands while the second part executes the commands. It was decided to use a single, segmented state machine for all the command sequences, as it is not necessary for the commands to execute in parallel. This allows for a simple system, as multiple state machines running in parallel makes it much more complex to access the same BBT memory region.

The following paragraphs explain each section of the command execution sequence:

Update Bad Block Table: The Update Bad Block Table sequence will update the BBT residing in the dual-port internal BBT memory. It uses the address pointer currently in use and maps it to the appropriate byte address in the BBT memory. This byte is then read and the correct bit is set to '0' to indicate that this block is now marked as invalid and not suitable for future use.

The updated byte is rewritten to the BBT memory and the *Idle* state is entered, where the Bad Block Table & Address Manager module will wait for a new command.




Figure 5.1: Bad Block Table & Address Manager Flow Chart

Wait for Flash to finish: This state is used to determine if the NAND Flash device is still in a busy state. All the command sequences that put the NAND Flash device in a busy state, will exit to this wait state. This wait state will check if the write process was successful after a write command was executed on the NAND Flash device. If not, this state passes through the *Update Bad Block Table* sequence before going to the *Idle* state.

Load Bad Block Table: The Bad Block Table & Address Manager module is hard coded to load the BBT into the internal memory immediately after the system is reset. This command can also be executed during the operation of the camera system.

The Load BBT sequence will initially set the requested read address to block 0 of

the NAND flash device and will multiplex the Output-FIFO to the internal BBT memory region. A read command is sent to the NAND Flash Interface. The 512 bytes of BBT data from the NAND flash will now sequentially be clocked into the internal BBT memory region.

Six more information bytes follow the 512 BBT bytes. The first 3 bytes is a pointer to the last written page address and the following 3 bytes points to the last downloaded page address. These pointers were saved along with the BBT on a previous Store BBT sequence.

Lastly, the Output-FIFO is cleared by clocking out the rest of the dummy bytes in the read page.

Store Bad Block Table: To be able to replace data on the NAND Flash device the block containing the data needs to be erased first. The Store BBT sequence will thus first erase block 0 of the NAND Flash device while routing the output of the internal BBT memory to the Input-FIFO.

While the erasing of block 0 is executing the BBT data will be shifted into the Input-FIFO along with the extra two, page address pointers. Given that the design requires that a full page, i.e. 2048 bytes, must be written to flash memory, the remainder of the 2048 bytes are filled with dummy bytes. These dummy bytes are all *FFh* as 1's program faster in NAND flash memory.

Page Read: The Page Read sequence first checks whether all the pages have not been downloaded by looking at the *last downloaded page address* pointer. If not, this address pointer is incremented and passed on to the Address Generation process. The Address Generation process compares this address to the BBT and returns a valid block address starting from the queried address.


Once the valid address is received, the Page Read sequence commands the NAND Flash Interface to start reading a page. This is the end of the sequence and it exists to the *Wait for Flash to Finish* state.

Page Write: This sequence is similar to the *Page Read* sequence except that it first checks if the flash memory is not full by referring to the *last written page address* pointer. The Address Generation process then compares this address pointer to the BBT, after which the address is returned and used in the write command to the NAND Flash Interface.

This sequence also exists to the *Wait for Flash to Finish* state where a test is done if the write was successful.

Erase All: The Erase All sequence will erase all the blocks in the NAND Flash device while skipping all the bad blocks. All the blocks, starting from block 1, are sequentially erased. If the NAND Flash device reports an erase failure with a block, refer to Figure 2.7, the BBT is immediately updated by jumping to the Update Bad Block Table sequence. After the block is masked out the erasing continues until all the blocks have been erased.

Reset Flash: This state sends the Reset command to the NAND Flash Interface after which the Bad Block Table & Address Manager module returns to the *Idle* state.



5.1.1.2 Valid Block Address Generation Process

Only valid block addresses can be used when accessing the NAND Flash device as it is not recommended to access bad blocks. The Valid Block Address Generation Process will only generate a valid block address when the Command Handling Process requests it. See Figure 5.2.

The Valid Block Address Generation Process operates by mapping the requested block address to the corresponding bit in the BBT. If the value of this bit equals '1', the address is returned as valid, but if the value equals '0', the current block address is incremented and re-tested. This process will continue until a valid block address is determined.




Figure 5.2: Valid Block Address Generation Flow Chart

The generation of a valid block address is signalled to the Command Handling Process by means of the *Adr Generated* signal.

The Valid Block Address Generation Process also checks that the generated block address does not exceed the block address range of the NAND Flash device. A *Last Block* signal is used to indicate when this is true.

5.1.2 Data Router Module

The Data Router module's purpose is to link the FIFOs and EDAC components, and to handle arbitration between the components. Arbitration comprises of ensuring that the different control signals of the FIFOs and EDAC components are coordinated. This is accomplished by using counters and state machines to determine the progression of the data flow and then setting the appropriate signals at the correct times.

An example of this arbitration would be when the EDAC Correction unit signals that it is ready to correct the output of the Output-FIFO and that a *read request* signal is needed for the Output-FIFO to shift its data out.

The Data Router module contains two multiplexers, which are controlled by the Bad Block Table & Address Manager module. The first multiplexer selects the input for the Input-FIFO from either the Nios II or from the BBT memory, while the second multiplexer channels the output of the Output-FIFO to either the LVDS downlink or the BBT memory. When an output channel is not selected, its input is set to high impedance.

The Input-FIFO and the Output-FIFO are created by using an Altera Mega function. The dual-clock FIFOs are 4096 bytes deep and the read and write clocks are synchronised.


The EDAC components include the ECC Generator, the ECC Detector, and the Correction Unit. The EDAC implements a Hamming algorithm that can detect and correct one bit out of every 512 bytes. A 24-bit code word is produced for

every 512 bytes, resulting that four code words are produced for every page. The following paragraphs describe each component of the EDAC in turn.

ECC Generator: The ECC Generator produces the error codes for data received from either the Nios II or the BBT memory. These error codes are appended to the data when stored to flash and is thus stored in the spare area of a page.

ECC Detector: When a page of data is read from the NAND flash memory it passes through the ECC Detector before the data is buffered in the Output-FIFO. The same Hamming algorithm used in the ECC Generator is then applied to the page of data and another four code words are produced. The new code words and the previously generated words are then compared with a XOR operation. The following results are possible:

- all bits at '0' - no errors to report.
- 12 bits at '1' - a 1-bit correctable error.
- only 1 bit at a '1' - an error in the code word.
- random data - a non-correctable error.



Before the data is shifted out of the Output-FIFO buffer, the ECC Detector sends out four 12-bit addresses and a status bit to the Correction Unit. The four 12-bit addresses refer to the byte and bit address of any bit that is flipped, while the status bit is set if an error needs to be corrected.

Correction Unit: The Correction Unit corrects any 1-bit errors contained within any of the four 512-byte segments of data in a page. The Correction Unit's state machine stays idle until the four 12-bit addresses and status bits are received from the ECC Detector. The Correction Unit then sends an acknowledge signal, *correction ready*, to the controller in the Data Router Module which then activates the *read request* signal of the Output-FIFO. The data is now shifted out through

the Correction Unit. The Correction Unit waits for any corrupted bytes to pass through and fixes them when needed.

5.1.3 NAND Flash Interface Module

An interface from the FPGA to the NAND flash device is needed. This interface must be able to handle all the command, address and data cycles to the NAND flash device (Section 2.3.2). The timing requirements of this module are extremely critical, as data will be transferred at high data rates. To implement such a critical module accurately a non-synthesizable simulation model of the NAND flash device, for simulation purposes, is required.

Unfortunately, Samsung does not supply synthesizable models of their newer NAND flash devices, but refer users to a third party company. This third party company, Denali Software, is not willing to supply their software to South Africa due to being “unable to grant the Educational License Agreement (ELA) request to South Africa due to export issues”.

Fortunately, the NAND Flash Interface module code from [3] is available. This interface was written for a slower NAND flash device, also manufactured by Samsung, and was simulated in conjunction with a synthesizable NAND flash model. This NAND Flash Interface module was thus adopted and modified for faster and bigger NAND flash memory devices. Excess code, that was application specific, was removed and overall performance improved by combining or removing unnecessary states.

The four main operations of the NAND Flash Interface module are to write a page, read a page, erase a block, and reset the device. The operations each require different command and address cycles; therefore, separate state machines are used for each operation. A controlling state machine manages the other state machines and receives commands from the Bad Block Table & Address Manager module.

The NAND Flash Interface module operates from two synchronous clocks. The slower clock, running at half the speed of the faster clock, drives the controlling

state machine while the fast clock drives the four main operation state machines.

The minimum write/read cycle time given in [5], for the NAND flash device, is $30ns$. Data can thus be written or read at $31.79MB/s$ (Table 3.3), but to reduce implementation complexity and to ensure that all timing requirements are met, the write/read cycle time must be relaxed to $36ns$. The \overline{RE} Access Time timing constraint, t_{REA} , with a maximum time of $18ns$, influences this decision.

The \overline{RE} Access Time is the time between the falling edge of the \overline{RE} signal and the time before the data on the I/O bus is guaranteed to be valid. Refer to [5] for more detail. A state machine changing state every $18ns$, will consequently ensure that data on the I/O bus is guaranteed to be valid.

The two clocks driving the NAND Flash Interface module is hence chosen as $27.775MHz$ and $55.555MHz$ with periods of $36ns$ and $18ns$ respectively. This gives a burst data read/write rate of $26.49MB/s$, refer to Table 3.3, and a continuous data write rate of $2.594MB/s$ to and from the NAND flash device.

Using these clocks in the rest of the design will reduce hardware. The rest of the VHDL system will therefore also run from the $27.775MHz$ clock, while the Nios II will run from the $55.555MHz$ clock.

5.1.4 CMOS Image Sensor Interface Module

The initial design for acquiring data from the KAC-1310 Image sensor could not be implemented. The initial design comprised of sending an interrupt to the Nios II when a new byte was latched. The Nios II would then collect the byte from the CMOS Image Sensor Interface module and store it in a software array. As soon as the array contained a full page of data, the DMA controller would be instructed to move the data to the Image Exporter Unit.

An unforeseen matter complicated this process - the DMA controller's software drivers are too large for the onboard memory (Section 5.2.2.2) of the Nios II system. In addition, a reduced functionality driver set for the DMA controller is not available and this forces the design to find an alternative solution.

It is decided that the Nios II will have to act as a DMA controller. The Nios II will still collect the data from the CMOS Image Sensor Interface module and store it in a software array, but now the Nios II will move the data in the array to the Image Exporter Unit instead of a DMA controller moving the data.

However, this poses a new problem. To move 2048 bytes of data from the array to the Image Exporter unit, takes much longer than the time it takes for a new byte to arrive from the KAC-1310 (800ns/byte, Section 4.2.9). The Nios II, operating at 55.555MHz, can move one byte to the Image Exporter roughly every 216ns (12 clock cycles). The Nios II processor is fully occupied during this transfer. The data received from the KAC-1310 will thus have to be buffered in a FIFO in the CMOS Image Sensor Interface module.

To determine the minimum depth of this FIFO the following is derived:

Let the initial depth of the FIFO $D_0 = \left(\frac{t_{needed}}{t_{byte\ arrives}} \right)$ where t_{needed} is the time that the Nios II will be busy transferring data to the Image Exporter and $t_{byte\ arrives}$ is the time period for each new byte arriving from the KAC-1310.

Realising that the FIFO must be deeper than D_0 , as bytes will still arrive while bytes are read from the FIFO to the Nios II, every $t_{byte\ leaves}$, the following is true:

$$\begin{aligned}
 Depth_{FIFO} = \lim_{n \rightarrow \infty} D_0 + \underbrace{D_0 \left(\frac{t_{byte\ leaves}}{t_{byte\ arrives}} \right)}_{D_1} + \underbrace{D_1 \left(\frac{t_{byte\ leaves}}{t_{byte\ arrives}} \right)}_{D_2} + \dots \\
 \dots + \underbrace{D_{n-1} \left(\frac{t_{byte\ leaves}}{t_{byte\ arrives}} \right)}_{D_n} + D_n \left(\frac{t_{byte\ leaves}}{t_{byte\ arrives}} \right) \quad (5.1.1)
 \end{aligned}$$

$$\begin{aligned}
&= \lim_{n \rightarrow \infty} D_0 \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^0 + D_0 \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^1 + \dots \\
&\quad \dots + D_0 \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^{n-1} + D_0 \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^n
\end{aligned} \tag{5.1.2}$$

$$\begin{aligned}
&= D_0 \lim_{n \rightarrow \infty} \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^0 + \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^1 + \dots \\
&\quad \dots + \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^{n-1} + \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^n
\end{aligned} \tag{5.1.3}$$

$$= D_0 \lim_{n \rightarrow \infty} \sum_{k=0}^n \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^k \tag{5.1.4}$$

$$= D_0 \lim_{n \rightarrow \infty} \frac{1 - \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)^{n+1}}{1 - \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)} \tag{5.1.5}$$

$$= D_0 \frac{1}{1 - \left(\frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right)} \left| \frac{t_{byte \ leaves}}{t_{byte \ arrives}} \right| < 1 \tag{5.1.6}$$

Substituting $D_0 = \left(\frac{t_{needed}}{t_{byte \ arrives}} \right)$ into equation 5.1.6 gives:

$$Depth_{FIFO} = \frac{t_{needed}}{t_{byte \ arrives} - t_{byte \ leaves}} \tag{5.1.7}$$

Intuitively this result makes sense. The depth of the FIFO is determined by the time needed, to write data to the Image Exporter, divided by the time difference between bytes entering and exiting the FIFO.

Using Equation 5.1.7 and letting $t_{needed} = 2048 \text{ bytes} \times 216ns$, $t_{byte \ arrives} = 800ns$ and $t_{byte \ leaves} = 121.5ns$ the minimum depth of the FIFO is calculated as:

$$Depth_{FIFO} = \frac{2048 \text{ bytes} \times 216ns}{800ns - 121.5ns} \approx 652 \text{ bytes}$$


A FIFO containing space for 1024 *bytes* (≥ 652 *bytes*) is therefore used and allows the Nios II extra time ($\leq 252\mu s$) for necessary housekeeping work.

The time $t_{byte\ leaves} = 121.5ns$ has been determined through simulations of the Nios II processor in ModelSim 5.8c. It was found that the longest time that the Nios II takes to read a 32-bit word from user logic is $486ns$. Four bytes are thus read concurrently and resolves to $\frac{486ns}{4\ bytes} = 121.5ns/byte$. The waveform of this simulation is discussed in Section 6.2 and can be seen in Figure 6.9.

The FIFO used in the CMOS Image Sensor Interface module is therefore 256 by 32bit words deep and hence effectively capable of buffering 1024 bytes. An asynchronous, dual-clock FIFO is implemented. The FIFO's input clock is driven by the asynchronous HCLK and the FIFO's output clock is synchronised to the system clock.

The CMOS Image Sensor Interface module now operates by receiving bytes from the KAC-1310 on the rising clock edges of the HCLK and sets a flag, intended for the Nios II, when a 32-bit word is ready to be read from the FIFO.

The master clock (MCLK) of $1.26MHz$ ($\approx 1.25MHz^1$) generated by the CMOS Image Sensor Interface module for the KAC-1310 is created by dividing a $15.151MHz^2$ clock with a counter, which flips the MCLK line on every sixth clock count.



5.2 Nios II and Components Design

5.2.1 Nios II Configuration

The Nios II processor is created and configured using SOPC Builder. The Nios II/f core is selected for both its high processing speed of up to 62DMIPS, with a system clock of 55.555MHz when implemented on a Cyclone II, and its faster access time to other on-chip components. The Nios II/f core is a RISC, 32-bit processor with

¹This results in $t_{byte\ arrives} = 792ns$ and $Depth_{FIFO} = 660\ bytes \leq 1024\ bytes$

²Due to integer multiplication and division in the PLL only a 15.151MHz clock can be implemented in conjunction with the 55.555MHz and 27.775MHz clocks.

the possibility for hardware multiplication and division. The Nios II/f core has a Barrel Shifter and is capable of Dynamic Branch Prediction.

For this design the Nios II/f core is configured with a 4Kbyte instruction cache (default), a 4Kbyte data cache (default), as well as hardware multiplication and division. The Cyclone II contains 70, 9-bit element embedded hardware multipliers of which four is utilised in the hardware multiplier of the Nios II/f processor. The Nios II/f core takes up 1400-1800 logic elements (LE) of the Cyclone II.

For debug purposes, a JTAG Level 3 Debug Module is added. This module utilises the JTAG Target Connection and can be used for software downloads, setting software breakpoints, two hardware breakpoints and two data triggers. Instruction trace and on-chip trace can be performed. The JTAG Level 3 Debug Module takes up an additional 2400-2700 logic elements on the FPGA, but can be omitted in the final product.

Currently no Custom Instructions are added, but can be included if the need should arise in the future.

The processor's Reset Address is set to the EPCS Controller (Section 5.2.2.1), the Exception Address to the On-chip Memory (Section 5.2.2.2) and the Break Location to the JTAG Debug Module. A summary can be seen in Table 5.1.

Table 5.1: Nios II Processor Configuration

Processor Function	Memory Module	Offset	Address
Reset Address	<code>epcs_controller</code>	0x00000000	0x00008000
Exception Address	<code>onchip_memory_0</code>	0x00000020	0x00000020
Break Location	<code>cpu_0/jtag_debug_module</code>	0x00000020	0x00008820

The sections to follow discuss the supplementary components to the Nios II SOPC design as seen in Figure 5.3.

Target

Board: Unspecified Board

Device Family: Cyclone II HardCopy Compatible

Clock	Source	MHz	Pipeline
clk	External	55.555	<input type="checkbox"/>
clk_slow	External	27.775	<input type="checkbox"/>
click to add...			

Use	Module Name	Description	Input Clock	Bus Type	Base	End	IRQ
<input checked="" type="checkbox"/>	epcs_controller	EPCS Serial Flash Controller	clk	avalon	0x00008800	0x000087FF	0
<input checked="" type="checkbox"/>	cpu_0	Nios II Processor - Altera Corporation	clk	avalon	0x00008800	0x000087FF	← IRQ 31
<input checked="" type="checkbox"/>	instruction_master	Master port		avalon			
<input checked="" type="checkbox"/>	data_master	Master port		avalon			
<input checked="" type="checkbox"/>	jtag_debug_module	Slave port		avalon			
<input checked="" type="checkbox"/>	onchip_memory_0	On-Chip Memory (RAM or ROM)	clk	avalon	0x00000000	0x00005FFF	
<input checked="" type="checkbox"/>	jtag_uart_0	JTAG UART	clk	avalon	0x00009020	0x00009027	1
<input checked="" type="checkbox"/>	avalon_jtag_slave	Slave port		avalon			
<input checked="" type="checkbox"/>	i2c_module_0	i2c_module	clk_slow	avalon	0x00009028	0x0000902B	NC
<input checked="" type="checkbox"/>	avalon_slave_0	Slave port		avalon			
<input checked="" type="checkbox"/>	cmos_imager_0	cmos_imager	clk	avalon	0x00009000	0x0000900F	2
<input checked="" type="checkbox"/>	avalon_slave_0	Slave port		avalon			
<input checked="" type="checkbox"/>	image_exporter_0	image_exporter	clk_slow	avalon	0x00009010	0x0000901F	NC
<input checked="" type="checkbox"/>	avalon_slave_0	Slave port		avalon			
<input type="checkbox"/>	bbit_generator_0	Bbit_Generator	clk_slow	avalon	0x00009000	0x00009003	
<input checked="" type="checkbox"/>	avalon_slave_0	Slave port		avalon			

Figure 5.3: The Nios II based camera system in SOPC Builder

5.2.2 SOPC Components

5.2.2.1 EPCS Controller

The program code, which the Nios II will execute, needs to be stored in non-volatile memory. The EPCS Controller provides a boot-loader feature that allows the Nios II system to store the main program code in an EPCS serial configuration device, which is a non-volatile memory.

As illustrated in Figure 5.4, the EPCS serial configuration device's memory can be thought of as two separate regions:

- FPGA configuration memory - FPGA configuration data is stored in this region.
- General-purpose memory - the remaining space is used for general-purpose data and system software.

The flash programmer utility in the Nios II IDE allows the data to be managed and programmed into the EPCS serial configuration device.




Figure 5.4: Nios II system integrating an EPCS Controller [15]

The EPCS Controller core contains a 1Kbyte on-chip memory for storing a boot-loader program. The Nios II processor is configured (Table 5.1) to boot from the EPCS Controller. Therefore, after reset the CPU first executes code from the boot-loader's ROM, which copies data from the EPCS general-purpose memory region into the on-board memory (Section 5.2.2.2). Then, program control transfers to the onboard memory.

The Nios II IDE provides facilities to compile a program for storage in the EPCS serial configuration device, and create a boot-up file to program into the EPCS Controller. More information can be found in Altera's Nios II Flash Programmer User Guide [16].

5.2.2.2 On-chip Memory

The Nios II processor system needs onboard RAM to store instructions and data during execution.

In SOPC Builder an On-chip Memory component (`onchip_memory_0` in Figure 5.3) is added. This memory is chosen to be RAM type memory and dual-port access is disabled. Dual-port access would only have been necessary if the DMA controller was implemented.

A memory width of 32-bits is selected to reduce memory access cycles and the total memory size is chosen to be the maximum size that Quartus II's fitter can fit on the Altera Cyclone II EP2C35F484C6 FPGA. The memory size of the On-chip Memory component restricts the amount of software drivers that can be loaded into the design. Due to fitting constraints, the full system design can only occupy 77% of internal memory and hence only 24Kbytes can be allocated to the On-Chip Memory component.

The default memory initialisation file `onchip_memory_0.hex` is used. This file is created by the Nios II IDE and contains the embedded software of the system.

5.2.2.3 JTAG UART

The JTAG UART core provides communication between the host development PC and the Altera Cyclone II FPGA. This core is used as a stepping-stone to more complex communication cores such as the CAN bus core and eliminates the need for a separate RS-232 serial connection to the host PC for character I/O.

The JTAG UART core has an Avalon slave interface and therefore master peripherals, like the Nios II processor, communicate with the JTAG UART core by reading and writing control and data registers. The core also provides bidirectional FIFOs to improve bandwidth over JTAG connections.

For the Nios II processor, device drivers are provided, allowing software to access the core using the ANSI C Standard Library `stdio.h` routines. For the host PC, Altera provides JTAG terminal software that manages the connection to the target, decodes the JTAG data stream, and displays characters on the screen.

5.2.2.4 User Logic

All the developed VHDL logic components of the design forms part of the User Logic and needs to be interfaced with the Nios II system. All these components will conform to the Avalon slave standards.

A typical Avalon slave, User Logic peripheral, consists of the following functional blocks [17]:

1. Peripheral Task Logic - This is the VHDL components that carry out the functional operation of the peripheral.
2. Register File - The register file, written in ANSI C, provides a memory element for input to, and output from, the peripheral task logic. See Appendix C for an example of the Image Exporter's register file.
3. Avalon Interface - Written in VHDL, the Avalon interface, provides a standard address mapped interface to the register file. The interface provides all the


signal types necessary to access the register file. See Appendix D for an example of the Image Exporter's Avalon Interface.

4. Software Driver Functions³- The software driver functions provide an interface to the peripheral from the software application. The software requirements vary according to the needs of the peripheral. The most common routines initialise the peripheral, read data from the peripheral, or write to the peripheral. See Appendix E for an example of the CMOS Imager's software driver.

The Interface to User Logic wizard is used to define the Avalon slave interface ports of the components. This includes mapping the signal names to Avalon signal types and specifying timing requirements, such as setup and hold times, or wait states.

The following three units are user logic peripherals and are all implemented with the Interface to User Logic wizard. Only the important details concerning the specific units are highlighted in the following paragraphs:

I²C Module: The I²C module core can not operate faster than 50MHz as internal control counters will overflow when trying to maintain the slow SCL clock speeds. The 27.775MHz clock, *clk_slow*, is therefore used to clock this core. Please refer to Figure 5.3.



The Avalon slave timing is set to the default values as shown in Figure 5.5. When reading from the I²C module an Avalon master will hold the *address-*, *read-* and *chipselect* signal valid for two clock cycles. On the second rising edge of the clock data will be read from the *readdata* bus. An Avalon master writes to the module by holding all the required signals valid for two clock cycles.

³Please note that, should the driver's filename contains a '_', the file's code will be embedded in the pre-initialisation system files of the Nios II processor and will be executed at start up. This will cause errors if the driver is not intended to be an initialisation file. However, this function may be useful if peripherals need to be initialised at start up. All register files with the "_regs.h" extension will be included as initialisation files and thus embedded in the system files.




Figure 5.5: I²C Module's Avalon slave timing configuration

CMOS Imager: The CMOS Imager component forms the Avalon interface layer to the CMOS Image Sensor Interface module. The CMOS Image Sensor Interface module implements the buffer FIFO, as discussed in Section 5.1.4. The Avalon Interface allows the Nios II to initialise the KAC-1310, to read pixel data from the FIFO and to clear the contents of the FIFO.

The output data, from this FIFO, has a one clock latency on a read request and therefore the Avalon slave timing illustrated in Figure 5.6 is selected. The Read Wait time is set to zero extra clock cycles, while the Read Latency is increased to one clock cycle later.

The write timing to the CMOS Imager component is not altered from the default, as access to the write register is not time critical.




Figure 5.6: CMOS Image Sensor Interface's Avalon slave timing configuration

Image Exporter: The Image Exporter component's interface and control logic also operates from *clk_slow*. An external 55.555MHz clock is applied directly from the PLL to drive the NAND Flash Interface Unit, which is internal to the Image Exporter component. This 55.555MHz clock is the same clock as *clk*, but the Avalon slave interface does not allow components to be driven with more than one clock. The fast clock input of the Image Exporter component is therefore defined as an *external* signal in the Interface to User Logic wizard and connected to the 55.555MHz clock in the Quartus Block Diagram editor.

The write timing to the Image Exporter component is critical and set to execute in a single clock cycle as illustrated in Figure 5.7.




Figure 5.7: Image Exporter's Avalon slave timing configuration

5.3 Hardware Design



5.3.1 FPGA and Configuration

The Altera Cyclone II EP2C35F484C6 FPGA is only manufactured in a Ball-grid array (BGA) package [18]. With BGA packages, the I/O connections are on the interior of the device, improving the ratio between pin count and board area, but complicates debugging, as the pins are not directly accessible.

BGA packages can tolerate slightly imperfect placement during mounting as BGA packages self-align during solder reflow. Furthermore, BGA solder balls are considerably stronger than quad flat pack (QFP) leads, resulting in robust packages that can tolerate rough handling, which is ideal for satellite applications.

The Cyclone II FPGA is a SRAM-based device and requires configuration data to be reloaded at each power-up sequence. The design also necessitates a JTAG interface for debugging. The design also necessitates a JTAG interface for debugging. The Active Serial (AS) configuration scheme is selected for this design. To reduce the physical size of the design the JTAG Indirect Configuration Device Programming technique is used. With the JTAG Indirect Configuration technique, both the JTAG interface and AS interface are bridged together, inside the FPGA, with a serial flash loader design. This eliminates the use of a second programming header on the PCB. The JTAG header can now be used for JTAG configuration of the FPGA or for programming of the serial configuration device.

Serial configuration devices have a four-pin interface: serial clock input (DCLK), serial data output (DATA), AS data input (ASDI), and an active low chip select (nCS). This four-pin interface connects to Cyclone II device pins, as shown in Figure 5.8. The MSEL pins are setup to allow the fast active serial (40MHz) configuration scheme. During device configuration, the Cyclone II reads the con-




Figure 5.8: JTAG Indirect Configuration Device Programming [19]

figuration data via the serial interface and configures its SRAM cells. The FPGA controls the configuration interface in the AS configuration scheme.

The EPCS16 serial configuration device [20] was selected for its memory size. The EPCS16 has a capacity of 16,777,216 bits (2MB), of which approximately 7,071,234 bits [21] are used for the Cyclone II EP2C35's configuration file. The rest (9,705,982 bits \approx 1.16MB) can be used as a General Area to store code. Refer to Figure 5.4.

Intuitively it seemed possible to execute code stored in the EPCS serial flash memory, as all the necessary components (CPU Instruction and Data cache, On-Chip RAM, and EPCS serial 'secondary' memory) exists.

Unfortunately running code from the EPCS serial flash memory is not yet possible, as discovered during the implementation of the design in hardware. The EPCS serial flash memory can, supplementary to being a configuration device, only be used as a software boot-up medium and not as a secondary instruction storage memory. The consequence of this is that the memory footprint of all the source code may not exceed the memory size of the On-Chip memory (code footprint \leq 24Kbytes) as no extra memory were included in the hardware design.

5.3.2 CMOS Image Sensor



The KAC-1310 Image sensor and a small PCB were supplied by SunSpace. Although these components were used for a previous project, it fits perfectly into this camera system design. The PCB contains only the KAC-1310 and small components like resistors, decoupling capacitors, and choke inductors.

This PCB was designed to be attached to a lens system and connects to the rest of the designed circuit through a 26-pin header. The power and all the clock-, pixel data- and I²C signals are interfaced through this header and a ribbon cable.

5.3.3 NAND Flash Device


The Samsung K9K4G08U0M NAND flash device is selected for this design and has a memory capacity of 512MB. As only 375MB is needed as determined in Section 3.1.2 the extra 36.5% memory constitutes for bad blocks forming in the device.

The R/\bar{B} line is an open-drain driver. It requires a pull-up resistor, R_p , connected to V_{CC} and a decoupling capacitor, C_L , connected to ground. A $1k\Omega$ resistor and a 100pF capacitor is selected according to the Samsung K9K4G08U0M datasheet [5].

Decoupling capacitors (100nF) are added between the V_{CC} and ground pins to reduce power supply noise to the device.

5.3.4 Communication Busses

All the LVDS and CAN bus signals are routed to a standard DB-9 female connector. A device reset line (pin 1), a device enable line (pin 8) and a CRC error (pin 3) signal are also routed to this DB-9 connector. These signals are intended as device control signals for the OBC.



5.3.4.1 LVDS

A LVDS transmitter is implemented using Altera's LVDS MegaWizard in the Quartus II software. The LVDS transmitter implements the serializer/deserializer (SERDES) in logic elements and requires a phase-lock loop (PLL). The two LVDS transmitting pins are manually placed on two differentially paired pins located on I/O Bank 8 of the Cyclone II. This I/O Bank is powered by 2.5V regulator, which can be switched off when LVDS is not in use. This helps in reducing the overall power usage of the camera system.

The resistor network, recommended by Altera, is implemented as shown in Figure 5.9. The resistor network attenuates the driver outputs to levels similar to the

LVDS signalling, which is recognised by LVDS receivers with minimal effect on the 50Ω trace impedance [22]. The two LVDS wires are routed to pins 4 and 5 of the DB-9 connector.




Figure 5.9: Termination Scheme on Cyclone II LVDS Transmitter

5.3.4.2 I²C

The I²C standard requires pull-up resistors on the *SDA* and *SCL* lines. The Kodak KAC-1310 datasheet's [4] suggestion to use $3.3k\Omega$ pull up resistors is followed.

The I²C *SDA* and *SCK* lines are bidirectional, open-drain pins on the FPGA, which are set to high impedance when receiving or when transmitting a logic high. These lines are connected to the 26-pin header (Section 5.3.2) that interfaces with the KAC-1310 PCB from SunSpace.

5.3.4.3 CAN Bus

The CAN Bus physical layer is not part of the Bosch CAN standard, but transceiver characteristics are included in the ISO 11898 (CAN High Speed) standard [23]. According to this standard 120Ω termination resistors are required. These resistors are located on each end of the two-wire bus.

For testing of the CAN bus a PCAN-USB Adapter, from PEAK-System Technik, will be used. PEAK-System Technik specifies that the *CAN-low* signal and the *CAN-high* signal must be connected to pins 2 and 7 respectively, of the DB-9 connector [24]. Pin 6 is connected to ground.

5.3.5 Clock and Reset

The FPGA requires an external clock source to execute the synchronous design. A 66.666MHz clock oscillator is selected for this design. To generate the required clock frequencies of 55.555MHz, 27.775MHz and 15.151MHz for the design, an internal PLL of the Cyclone II FPGA is used.




Figure 5.10: Altera MegaWizard generated PLL with Locked signal output

This PLL is implemented using an Altera MegaWizard. See Figure 5.10. The PLL locked signal is used as the global reset in the FPGA. This insures that the internal state machines all reset and start simultaneously.

5.3.6 Power System

5.3.6.1 Power Regulators

The design requires three different supply voltages. A 3.3V supply is needed for the NAND flash device, the CMOS image sensor, and some of the FPGA's I/O pins. A 2.5V supply is needed for I/O Bank 8 of the FPGA to conform to the LVDS signalling standard. The internal logic of the Cyclone II FPGA requires a 1.2V supply.

The preliminary specifications of the design stated that the camera system should operate from a power supply bus ranging anywhere between 5V and 12V. A National Semiconductor LM2651 1.5A high efficiency, synchronous switching regulator is chosen to convert the 5-12V power bus to a 3.3V power level. The LM2651 can handle an input voltage range of 4V to 14V and is capable of supplying up to 1.5A at an efficiency of nearly 97%. See Appendix G.1 and [25] for detailed information on the LM2651.

The 2.5V power supply voltage is achieved by using a ST LF25CPT Very Low Drop regulator [26], which is powered by the 3.3V power supply. The LF25CPT has a Shutdown Logic Control function which makes it possible to put the device in an inhibit state and effectively shutting the regulator down. This function is used to power down I/O Bank 8 of the Cyclone II when LVDS is not in use. Refer to Section 5.3.4.1.

A PowerPlay power analysis of the VHDL design in the Quartus II software stated that I_{INT} , of the Cyclone II EP2C35 FPGA, draws a maximum of 128.71mA during operation. The Texas Instruments SN105125 150-mA Low Dropout regulator [27] is selected as a suitable 1.2V power regulator and will also be powered from the 3.3V power supply.

5.3.6.2 Power planes

The PLL circuits in Cyclone II devices contain analogue components embedded in the digital device [19]. These analogue components have separate 1.2V power, $V_{CCA\ PLL}$, and ground, GND_A , pins to minimize noise generated by the digital components. A choke circuit is used to isolate the $V_{CCA\ PLL}$ and GND_A from the power to the rest of the circuit. See Appendix F for details.

The PCB consists of four layers of which, the two internal layers are used as power planes, while the two external layers are used for signalling. One of the internal layers is a dedicated ground plane, with a GND_A power island for the analogue PLL circuit. The other internal layer is a 3.3V power plane. This power plane contains $1.2V_{digital}$, $1.2V_{analogue}$, and $2.5V$ power islands.

These ground and power planes distribute electrical power and heat better than narrow tracks and minimise electromagnetic interference unintentionally formed by the tracks.

5.3.7 Test Points and LEDs

To debug the circuit three status LEDs and multiple test points are added to the PCB. The following test points are included in the design:

- 18 General-purpose test points on unused FPGA I/O pins,
- Test points on all NAND flash device's pins,
- Test points on all voltage levels, including ground, and
- A test point on the clock oscillator's output.

The three LED's with current limiting resistors are:

- A power indicator LED (green),

- FPGA configured LED (yellow), and an
- IP timeout indicator (red), also used as a ‘heartbeat’ during debugging to indicate that the design is downloaded to the FPGA correctly.

5.3.8 Device Placement and Routing

The I/O pins of the FPGA were manually grouped around the edges of the FPGA. This was done to simplify routing and to keep tracks carrying similar signals the same length. The propagation delay difference, of the signals, is reduced by keeping similar signal tracks the same length. I/O Bank 8 was used exclusively for the LVDS signals as this I/O Bank is powered by the 2.5V power source.

When a PCB carries high frequencies, traces may need to be exact widths and lengths to control the characteristic impedance of the traces. High-speed PCB design is a specialised skill and therefore, after the circuit was designed and drawn in Altium’s Protel DXP 2004, the schematic was given to a layout specialist to design the PCB.

The specialist did device placement, and matched the LVDS and CAN bus traces’ characteristic impedance to the standards supplied by SunSpace.

The prototype PCB can be seen in Figures 5.11 and 5.12.




Figure 5.11: Design routing and layout - Top layer




Figure 5.12: Design routing and layout - Bottom layer

Chapter 6

Simulations and Results

In this chapter, a report is given on the results and simulations for the system design. The VHDL system design is tested by simulation for correct functionality. The PCB is built and checked before a preliminary Nios II system is downloaded to the Cyclone II. Interfacing to the KAC-1310 from the Nios II is then tested. An initial Bad Block Table is created and a power analysis of the demonstration board is done. A discussion on work in progress concludes the chapter.

6.1 VHDL Simulations

The correct functionality of the VHDL components can be simulated before they are downloaded to the physical FPGA. Signals, internal to the FPGA and hidden to the PCB, can be monitored within the simulator and speeds up development. Altera's Quartus II 5.1 simulation software and ModelSim SE 5.8c were used to simulate the design at various stages of development. All the simulations shown in this chapter are gate-level timing simulations.

6.1.1 Critical Test Simulations

Numerous simulations were done during the development of the system to ensure functionality and it is impossible to show and discuss them all in this thesis. Therefore, only critical test simulations are shown. These simulations demonstrate the functionality of all the components with the help of examples.

6.1.1.1 Load Bad Block Table

A Load Bad Block Table sequence, refer to Section 5.1.1, demonstrates three key parts of the design, namely a command decode, a page read, and an EDAC example. Figures 6.1 and 6.2 illustrates the signal waveforms of a Load Bad Block Table sequence. Figure 6.3 clarifies the simulation signal names. The paragraphs to follow will discuss these signals in more detail.

Command Decode: The Image Exporter Module will only accept a new command when the *readyNOTbusy* signal is high. See Figure 6.1. The command ($51h = 01010001_b$) is latched when the *cmd_enable* signal is high. The first 4 bits in the command instruct that all the data must be routed to and from the Nios II. The last 3 bits however override this instruction, as 001_b indicates a Load BBT command which forces the output of the Output-FIFO to be routed to the BBT memory region. This can be seen in Figure 6.1 where the *data_out_bbt* bus is set to $00h$ and the *data_out_LVDS* bus to high impedance (ZZ).

NAND Flash Read Page: The NAND Flash Read Page sequence is initiated by pulling the *ce* signal low before the command $00h$, 5 address cycles, and the command $30h$ are written to the flash device. The 5 addresses are all $00h$ since the BBT is loaded from block 0, page 0. The device goes into a busy state and the *ry_by* signal is manually forced low for simulation purposes. When *ry_by* is forced high, the data is read from the flash device into the Output-FIFO, one byte at a time, by toggling the *re* signal.




Figure 6.1: Load Bad Block Table Waveforms, Segment 1




Figure 6.2: Load Bad Block Table Waveforms, Segment 2




Figure 6.3: Block Diagram of Image Exporter with Simulation signal names

From the simulation, it can be seen that the following data is being loaded as the BBT: $5Ah$, $01h$, $02h$, $03h$, etc. This is because a counter is used to fake the input from the flash device, as no flash simulation model is available. In addition, a normal BBT will mostly consist of 1's, which will make it difficult to distinguish between individual bytes read from the device.

The 512 bytes of BBT data from the NAND flash will now be sequentially clocked into the Output-FIFO, followed by 1536 dummy bytes and 12 ECC bytes. The simulation waveforms continue on Figure 6.2

Error Detection and Correction: To illustrate that the EDAC operates correctly, the first byte, read from the flash device, is injected with a one-bit error. The read byte is $5Ah = 01011010_b$, but should be $58h = 01011000_b$ according to the ECC bytes read from the device on the *data_io_nand* bus, shown in Figure 6.2.

The 12 ECC bytes ($55h$, $55h$, $59h$, and nine $00h$'s) were computed for a data

stream created from a counter, where the first data $00h$ was replaced with $58h$.

As seen in the simulation the *bad_address* and *bad_strobe* signals sends 4 bad addresses ($0001h$, $1000h$, $1000h$ and $1000h$) to the Correction unit. Each address indicates a possible bad byte in a 512-byte protected segment. The MSB (0_b) in $0001h$ indicates that a correctable error exists in the first 512-byte protected segment. The rest of the bits indicate that Byte 0, Bit 1 is at fault and needs to be flipped. The correction can be seen on the *data_out_bbt* bus where $5Ah$ has been corrected to $58h$. The $1000h$ words indicate that no error or correctable error exists in the following three 512-byte protected segments.

6.1.1.2 Store Bad Block Table

The Store Bad Block Table sequence, refer to Section 5.1.1, demonstrates a block erase, status bit check and a page write.

After the Store Bad Block Table command ($52h$) is given, the Store Bad Block Table sequence starts by flushing the BBT from the internal BBT memory into the Input-FIFO, while simultaneously instructing the NAND Flash Interface module to erase Block 0 of the flash device. See Figure 6.4. The 512 BBT bytes are followed by the two 3-byte pointers used to store the *last downloaded page-* and *last written page* addresses. Six demonstration pointer bytes ($FC h$, $01h$, $02h$, $FF h$, $04h$ and $05h$) can be seen in Figure 6.5 on the *data_in_bbt* bus.

NAND Flash Erase Block: Figure 6.4 also illustrates a flash block erase operation. The *ce* signal is pulled low and the command $60h$ is written to the flash device. As the column and page address is not needed, only three address cycles are written to the device. The address cycles are all $00h$ since Block 0 is erased. The address cycles are followed by the $D0h$ command after which the device enters a busy state (*ry_by* low) for a period of t_{BERS} . This period can typically range between $2ms$ and $3ms$. For demonstration purposes, this time was drastically reduced to $80ns$. The erase operation is complete when *ry_by* goes high.




Figure 6.4: Store Bad Block Table Waveforms, Segment 1




Figure 6.5: Store Bad Block Table Waveforms, Segment 2

Check Status Bit: Once the erase operation is complete a check status is performed by writing a $70h$ command to the flash device. The status byte is read with a toggle of the re signal. If the LSB of the read status byte is 0_b then the erase operation was successful.

NAND Flash Write Page: Figures 6.6 and 6.7 demonstrates a page write operation. After the ce signal is pulled low the command $80h$ is written to the flash device. The five address cycles are all $00h$ since the BBT is stored in Block 0, Page 0. The counter generated BBT data and 12 ECC bytes are now written one byte at a time while toggling the we signal. To mark the end of the page and to initiate the program operation, the $10h$ command is written to the flash device. The device enters a busy state (ry_by low) for a period of t_{PROG} , which can last




Figure 6.6: Store Bad Block Table Waveforms, Segment 3




Figure 6.7: Store Bad Block Table Waveforms, Segment 4

up to $700\mu s$. The *ry_by* goes high when the program command is complete. From the simulation, it can be seen that the success of the write is tested by checking the status bit again.

6.1.1.3 Valid Block Address Generation

To demonstrate the generation of valid block addresses, the Erase All sequence (Section 5.1.1) is illustrated in Figure 6.8. The Erase All sequence will sequentially erase all the blocks in the NAND flash device while skipping all the bad blocks in the device.

Erasing starts at Block 0 of the flash device. A *check_block_adr_req* pulse indicates that a new valid block address must be generated. The internal BBT memory region is accessed and a byte containing BBT indicator bits (Figure 4.5) is read on the *bbt_q_portA* bus. The simulation shows the first two bytes read from the Bad Block Table, i.e. 01111110_b and 11011111_b . The zero bits in these bytes indicate that Block 0, Block 7, and Block 13 are marked as bad blocks. In practice, Block 0 will never be marked as a bad block, but for the simulation, the robustness of the code is tested to make sure that the BBT can not accidentally be erased. When a valid block address is generated the *adr_generated* signal goes high and the valid block address will be available on the *generated_block_adr* bus.

The shaded area in Figure 6.8 shows the erase page sequence for Block 1. This process will be repeated for all the valid blocks in the flash device. The simulation shows that Block 7 and Block 13 are skipped and not erased, since they are marked as bad blocks.

6.1.2 Creating the first BBT

An altered version of the Image Exporter in conjunction with the Nios II system is used to determine the initial BBT and to count the initial bad blocks found in the NAND flash device. The number of bad blocks is then written to the screen of the development PC via the JTAG UART.




Figure 6.8: Erase All Sequence Waveform

Simulations indicated that this process should work, but in practice, some difficulties were experienced when implemented on the demonstration board. It seemed that the NAND flash device never returned from its busy state, because the R/B pin would not return to logic high. It was discovered that the R/B pull-up resistor was omitted from the schematic and PCB. After it was inserted, the NAND flash device responded as expected.

Another problem surfaced, the Initial BBT Generator design reported that almost all the blocks in the device were invalid! The reported number of bad blocks also varied with every execution. Initially it was thought that timing errors were the cause for these irregular results. A logic analyzer was hooked up to the test points on the NAND flash chip. The logic analyzer showed that the signal timings were correct and that hardly any initial bad blocks exist in the device. With the logic analyzer, only blocks 1111, 3040, and 4062 were manually found as bad blocks. The problem was thus localised in the VHDL code. After an in-depth inspection of the code, it was realised that two state machines occasionally lost synchronisation when the R/B line went high. This was an unforeseen case in the simulations, since the R/B line was at all times controlled manually and not by a simulation model. After both state machines were synchronised to the R/B line, the system reported consistent results.

Eventually, five bad blocks were found repeatedly in the NAND flash chip populated on the demonstration board.

6.2 Nios II Simulations and Measurements

The Nios II IP is downloaded to the Cyclone II device via a JTAG cable. The Nios II IP used for development is an evaluation version and requires the JTAG cable to stay connected to the development board in order to prevent the Nios II IP to stop functioning after one hour. Storing a Nios II IP core in the EPCS configuration device is prohibited and this is enforced by the Altera software.

During implementation of the Nios II in hardware it was discovered that only a

reduced driver set for the Nios II system can be downloaded to the Cyclone II, since the Onboard Memory size is limited to 24Kbytes (Section 5.2.2.2). The main drawback of a reduced driver set is that drivers, relying on software functions based on the *getc* command in ANSI C, are omitted. Consequently, the host PC is not able to emulate an OBC by sending commands via the JTAG UART and thus facilitates only one-way communication from the Nios II to the host PC.

The Nios II processor, executing code, can be simulated in ModelSim. This is useful to determine Avalon bus access times to User Logic components, as information on this topic is limited. Figure 6.9 shows an example where the CMOS Image Sensor Interface's FIFO is accessed. This buffer FIFO was packed with dummy counter bytes and its output can be seen on the *readdata* bus. The example also illustrates the speed ($486ns/word$) at which 32-bit words can be transferred from User Logic to Onboard Memory.

6.3 Kodak KAC-1310 Interfacing

The CMOS Image Sensor Interface and the I²C Module is used to access the KAC-1310 from the Nios II. The CMOS Image Sensor Interface needs to generate a MCLK for the operation of the KAC-1310. Due to timing constraints, the Quartus fitter program can not implement a working MCLK slower than 1.26MHz, from the 15.151MHz clock supplied by the PLL. This poses no problem as the pixel data rate, of 1.19MB/s, can easily be handled when the KAC-1310 is clocked with a MCLK of 1.26MHz.

The CMOS Image Sensor Interface initialises the KAC-1310 by pulling the KAC-1310's INIT pin high for $1ms$ and low for a further $1ms$.

The I²C Module is used for communication between the Nios II and KAC-1310. However the I²C Module software drivers had to be altered because the command sequences did not comply with the KAC-1310's specifications. The *SCL* frequency was also set in software to 50kHz as the KAC-1310 is a slave device that supports a maximum clock rate (*SCL*) of $1/24^{th}$ MCLK [4]. The I²C signals were scrutinized




Figure 6.9: Avalon access times to CMOS Image Sensor Interface Module

with the help of an oscilloscope and found to operate perfectly. The setup registers in the KAC-1310 were updated successfully via the I²C bus as the KAC-1310 responded as expected.




Figure 6.10: Sub-sampled photo taken with the camera system (160×100 pixels)

When the KAC-1310 is instructed, via I²C, to capture a sub-sampled image, pixel data can be seen on the pixel data bus with an oscilloscope. The FIFO in the CMOS Image Sensor Interface latches these bytes and the Nios II outputs the data to the host PC via the JTAG UART. Unfortunately, the image received does not look like a photo, as shown in Figure 6.10.


To isolate the problem the input to the FIFO, in the CMOS Image Sensor Interface, was replaced with a counter that increments on every rising edge of the received HCLK. The counter data read from the FIFO to the host PC proved to be correct and the problem was isolated to the latching of unsynchronised signals, external to the FPGA. This debugging process was still in progress at the time of writing this thesis.

6.4 Demonstration Board Testing and Measurements

During the manufacturing of the PCB, two copies of the same PCB were made to test the demonstration board systematically. After testing the blank PCB for short circuits, the first demonstration board was populated with the complete power supply. This includes all the power regulators, necessary capacitors, inductors, and resistors. The clock oscillator chip was also mounted on the board. All the power regulators were successfully tested to output the correct voltage levels.

The clock oscillator provides a perfect 66.666MHz sinusoidal waveform. An oscilloscope with an FFT function was used to see if the clock oscillator added any intolerable noise harmonics to the power rails. As the clock's interference were found to be negligible (-50dB for the first harmonic measured on the 3.3V power plane) it was decided to populate the second board with the Cyclone II.

To ease the placing of the BGA packaged Cyclone II the second board was at first only populated with the Cyclone II's decoupling capacitors, after which the Cyclone II FPGA was placed on the PCB. This was done so that conducted heat would not violate the integrity of the BGA ball connections during soldering of the remaining components.



All the remaining components apart from the NAND flash chip were soldered onto the second demonstration PCB. The functionality of the Cyclone II was verified before the NAND flash chip was added. The Cyclone II and the EPCS configuration device were confirmed to work by loading the EPCS configuration device with a simple heartbeat design. The heartbeat design flashes a LED on and off and worked since the first time it was loaded.

Designs that are more complex were progressively loaded onto the FPGA and incrementally tested, until the camera design was complete. The full design uses 22% of the total logic elements in the Cyclone II, which leaves ample space for potential expansions.

6.4.1 Power and Area Calculations

Area The dimensions of the demonstration PCB are $67mm \times 69mm$ equalling an area of $46.23cm^2$ while the SunSpace KAC-1310 PCB measures $32mm \times 45mm$, equalling an area of $14.4cm^2$. The total design thus have a remarkably compact area of $60.63cm^2$.

Power The demonstration board's power consumption was measured with only the power supply unit and clock oscillator installed on the board. This yielded a power usage of $63mW$. After the remaining components were added to the board and the heartbeat design was running on the system, the power usage increased to $534mW$.

When the KAC-1310 board was connected to the demonstration board the power usage increased to $910mW$. The Nios II was then instructed to initialise the KAC-1310 and the power consumption surged to a further $1.376W$. This power usage was drastically reduced to $973mW$ when the KAC-1310 was instructed to make use of an external bias resistor and to operate in the Soft Standby mode [4].

It is interesting to note that the power consumption of the camera system drops to $852mW$ while the Nios II waits for data from the Avalon bus. This is probably because the Nios II's pipeline stalls until data arrives.

The demonstration board contains three LEDs, each consuming $7mW$, $21mW$ in total, and this excess power can be subtracted from the system's total power usage. The system's peak power consumption is thus $952mW$ and this is below the required power usage of $1W$.


During power cycling of the camera system onboard the nanosatellite it is expected that the camera will not operate longer than 1.5 seconds at a time. Consuming $952mW$ at peak for 1.5 seconds gives a rating of $397\mu Wh$, which is exceptionally low. If this camera system were to operate from a Nickel Metal Hydride (NiMH) 2300mAh, 1.5V AA Rechargeable Battery it would be able to take one photo, every hour, for 362 days without the need to recharge the battery. This performance is ideal for a subsystem onboard a nanosatellite.

6.5 Work in progress

The camera system does not take proper photos and this need to be corrected. As mentioned before the debugging process was still in progress at the time of writing. The next step in the debugging process would be to route counter bit lines out of the FPGA and back into the I/O pins of the buffer FIFO. By doing this, known data can be latched by the FIFO and hopefully, the error can be identified and corrected.

The Opencores.org open-source CAN bus module, selected for this design, lacks documentation and the code is written in Verilog. The CAN bus core has not been implemented on the FPGA as there was no time for the author to learn Verilog. Further research on other available CAN bus cores needs to be done or Verilog must be studied if the cheaper option is to be followed. Also CAN transceivers need to be implemented in hardware, which is required to perform the bit-wise arbitration by producing dominant and recessive bits on the bus.

Currently the LVDS downlink has not been tested in hardware, as no LVDS receiver device was available for testing. The LVDS transmitter is provided by Altera and it should work when tested in the future.



Chapter 7

Conclusions and Recommendations

7.1 Conclusions

In this thesis, a camera system for a nanosatellite based on a CMOS image sensor is designed. The design specifications and constraints were investigated. A versatile design was proposed where all the required functions are implemented on a single FPGA. This includes BBT management, data routing, an EDAC, a soft-core processor, glue logic to external devices, and communication busses. Low power and compact devices were selected to minimize the power usage and the physical size of the camera system.

The Altera Nios II/f soft-core processor was implemented as a controller for its high processing speed and fast access time to other on-chip components. Using a processor enables changes to the system to be easily made in software.

An alternative solution for transferring image data from the Nios II was found when the DMA controller could not be implemented due to memory limitations. The Nios II manually transfers the data from memory, while the data received from the KAC-1310 is buffered in a FIFO. Simulations of the Nios II processor determined its access times to external logic enabling the minimum depth of this FIFO to be derived.

Although the author had no real previous experience with VHDL, VHDL logic components were developed to be interfaced with the Nios II system. All these components conform to the Avalon slave standard.

The NAND flash memory size was selected large enough making the camera system capable of storing more than a 100, 1024×1024 pixel, images. To make the mass memory more robust against radiation and random bit flips, a Hamming EDAC scheme was implemented in VHDL.

The occurrence of bad blocks during the lifetime of a NAND flash device posed an internal address generation problem. This was solved with an 8×512 bit lookup table, which enables the status of every block to be represented as valid or invalid. By mapping out all the bad block addresses, the memory space appears continuous. Wear levelling is accomplished by writing and erasing all blocks equally often.

One of the main challenges of this design was to transfer data from the CMOS image sensor to the NAND flash memory device, while simultaneously downloading images from the NAND flash memory. Dual-clock FIFOs were implemented to shift the data around, making it possible to input data into the FIFO at one particular data rate while concurrently outputting data from the FIFO at a different data rate.

Components used on a nanosatellite must use power conservatively. Power regulators were chosen for their high efficiency and compactness. The system's peak power consumption is $952mW$ which is below the required power usage of $1W$ making it ideal for a subsystem onboard a nanosatellite.

Although the project was cut short before the camera system could operate 100% as intended, most of the system requirements were met. In addition, a good mixture of IP soft-cores, open-source cores, and user created logic are utilised in this broad base design, containing a combination of hardware, digital logic, and software.


The design was kept both simple and modular for straightforward upgrades and maintenance in the future.

7.2 Recommendations

The following recommendations are made with regards to the future development of a camera system unit for the nanosatellite using a CMOS Image Sensor and NAND flash memory:

- ECC can be done on smaller partitions, resulting in an even more reliable data storage system.
- A backup of the original BBT can be stored in the second page of block 0 for redundancy.
- A simple DMA controller can be written in VHDL to relieve the workload on the Nios II processor.
- The LVDS download speed can be made adjustable for simpler interfacing with slower systems.

Finally, complete functional-, radiation- and extreme temperature testing of the demonstration board will give valuable information on how the camera system might operate in a space environment.




List of References

- [1] Wertz, J.R. and Larson, W.J.: *Space Mission Analysis and Design*. Space Technology Library, 3rd edn. Microcosm Press and Kluwer Academic Publishers, El Segundo, California, 1999.
- [2] Bryer, B.: *Protection Unit for Radiation Induced Errors in Flash Memory Systems*. Master's thesis, University of Stellenbosch, 2004.
- [3] Horsburgh, I.J.: *The Development of a Mass Memory Unit for a Micro-Satellite using NAND Flash Memory*. Master's thesis, University of Stellenbosch, 2005.
- [4] Kodak: KODAK KAC-1310 Image Sensor. Tech. Rep., Kodak, 2002.
- [5] Samsung: 512M x 8 Bit / 1G x 8 Bit NAND Flash Memory. Tech. Rep., Samsung Electronics, 2005.
- [6] Altera: *Avalon Interface Specification*. Altera Corporation, San Jose, CA, 3rd edn, 2005. mnl_avalon_spec.pdf.
- [7] Altera: *Nios II Processor Reference Handbook*. Altera Corporation, San Jose, CA, 6th edn, 2006. n2cpu_nii51001.pdf.
- [8] Kalinsky, D. and Kalinsky, R.: Introduction to I2C. www.embedded.com, July 2001. <http://www.embedded.com/story/OEG20010718S0073>.
- [9] Laboratory of Architecture of the Processors FPSL: Fiche technique du module I²C. Tech. Rep., Federal Polytechnic School of Lausanne, Switzerland, 2005.
- [10] The Free Encyclopedia. www.wikipedia.org, 2005-2006.

- [11] National Semiconductor Corporation: National announces first implementation of new IEEE and TIA LVDS (Low Voltage Differential Signal) standard.
www.national.com/news, April 1996.
<http://www.national.com/news/1995/9502/dm95001dtp.html>.
- [12] Altera: *Error Detection & Recovery Using CRC in Altera FPGA Devices*. Altera Corporation, San Jose, CA, 1st edn, 2006. an357.pdf.
- [13] Memory Product & Technology Division: *APPLICATION NOTE for NAND Flash Memory*. Samsung Electronics, 2nd edn, 1999.
- [14] Memory Division Samsung Electronics: *NAND Flash Spare Area Assignment Standard*. Samsung Electronics, February 2003.
spare_assignment_standard_20030221.pdf.
- [15] Altera: *Designing With High-Density BGA Packages for Altera Devices*. Altera Corporation, San Jose, CA, 4th edn, 2006. n2cpu_nii5v3.pdf.
- [16] Altera: *Nios II Flash Programmer User Guide*. Altera Corporation, San Jose, CA, 1st edn, 2005. Ug_nios2_flash_programmer.pdf.
- [17] Altera: *Developing Peripherals for SOPC Builder*. Altera Corporation, San Jose, CA, 1st edn, 2004. an333.pdf.
- [18] Altera: *Designing With High-Density BGA Packages for Altera Devices*. Altera Corporation, San Jose, CA, 4th edn, 2006. an114.pdf.
- [19] Altera: *Cyclone Device Handbook, Volume 1*. Altera Corporation, San Jose, CA, 1st edn, 2005. cyc_c5v1.pdf.
- [20] Altera: *Altera Configuration Devices*. Altera Corporation, San Jose, CA, 2nd edn, 2005. cfg_ch1_vol_2 - Config handbook Vol 2.
- [21] Altera: *Serial Configuration Devices (EPCS1, EPCS4, EPCS16 & EPCS64) Features*. Altera Corporation, San Jose, CA, 2nd edn, 2005. cyc_c51014 - Config handbook Vol2 Ch4.pdf.
- [22] Altera: *Cyclone II Device Handbook, Volume 1*. Altera Corporation, San Jose, CA, 2nd edn, 2005. cyc2_cii5v1.pdf.

- [23] Nilsson, S.: Controller area network - can information.
<http://www.algonet.se/~staffann/developer/CAN.htm>, June 1997.
Staffann@algonet.se.
- [24] PEAK System Technik: *PCAN-USB Adaptor Hardware Manual*. PEAK System Technik GmbH, Darmstadt, Germany, 1.3 edn, 2002. PCAN-USB_ENG.pdf.
- [25] National Semiconductor: LM2651 1.5A High Efficiency Synchronous Switching Regulator. Tech. Rep., National Semiconductor Corporation, 2005.
- [26] ST: LF00 Series - Very Low Drop Voltage Regulators with Inhibit. Tech. Rep., ST, 2004.
- [27] Texas Instruments: SN105125 150-mA Low Dropout Regulator with POK. Tech. Rep., Texas Instruments Incorporated, 2002.




Appendices




Appendix A

Kodak KAC-1310 Datasheet



SUMMARY SPECIFICATION

KODAK KAC-1310 SXGA CMOS IMAGE SENSOR 1280 (H) x 1024 (V)



Parameter	Value
Total Number of Pixels	1296 (H) x 1046 (V)
Number of Effective Pixels	1288 (H) x 1032 (V)
Number of Active Pixels	1280 (H) x 1024 (V)
Pixel Size	6.0 μm (H) x 6.0 μm (V)
Imager Size	7.68 mm (H) x 6.14mm (V) (~1/2")
Chip Size	14.22 mm (H) x 14.22 mm (V)
Optical Fill-Factor	40% mono / 64% color
Aspect Ratio	5:4
Saturation Signal	40,000 electrons
Quantum Efficiency	46% peak CMY
Responsivity	1.2 V/Lux-sec peak CMY
Total Dark Noise	70 e- rms
Dark Current	6250 e-/pixel/sec
Dark Current Doubling Temperature	9 $^{\circ}\text{C}$
Dynamic Range	>54dB
Blooming Suppression	200x

Features

- 1/2" Color SXGA Advanced CMOS Image Sensor
- 1280 x 1024 active imaging pixels - progressive scan
- Monochrome or Bayer (RGB or CMY) Color Filters
- 6.0 μm pitch square pixels with microlenses
- Kodak patented pinned photodiode architecture; high blue QE, low dark current, lag free
- High sensitivity, quantum efficiency, and charge conversion efficiency
- True Correlated Double Sampling for low read noise
- Low fixed pattern noise and wide dynamic range
- Antiblooming control and Continuous variable speed rolling electronic shutter
- Single 3.3V power supply; Single master clock
- Digitally programmable via I²C-compatible interface
- Pixel addressability to support 'Window of Interest' windowing, resolution, and sub-sampling
- External sync signal for use with strobe flash
- On-chip 20x programmable gain for white balance and exposure gain
- 10-bit, pipelined algorithmic RSD ADC
- 15 fps full SXGA at 20MHz Master Clock Rate
- 48 pin CLCC package
- Dark reference pixels with automatic Frame Rate Dark Clamp
- Encoded Sync data stream
- Column offset correction circuitry


5

KAC-1310 Rev 4 • www.kodak.com/go/imagers 585-722-4385 Email: imagers@kodak.com

Figure A.1: Kodak KAC-1310 CMOS Image Sensor Datasheet, Page 5 [4]

Appendix B

Samsung K9K4G08U0M Datasheet



**K9W8G08U1M
K9K4G08U0M**

FLASH MEMORY

512M x 8 Bit / 1G x 8 Bit NAND Flash Memory

PRODUCT LIST

Part Number	Vcc Range	Organization	PKG Type
K9XXG08UXM-Y,P	2.7 ~ 3.6V	X8	TSOP1

FEATURES

- Voltage Supply
 - 2.7 V ~3.6 V
- Organization
 - Memory Cell Array
 - (512M + 16,384K)bit x 8bit
 - Data Register
 - (2K + 64)bit x8bit
 - Cache Register
 - (2K + 64)bit x8bit
- Automatic Program and Erase
 - Page Program
 - (2K + 64)Byte
 - Block Erase
 - (128K + 4K)Byte
- Page Read Operation
 - Page Size
 - 2K-Byte
 - Random Read : 25µs(Max.)
 - Serial Access : 50ns(Min.)
- Fast Write Cycle Time
 - Program time : 200µs(Typ.)
 - Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
 - Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
 - Endurance : 100K Program/Erase Cycles
 - Data Retention : 10 Years
- Command Register Operation
- Cache Program Operation for High Performance Program
- Power-On Auto-Read Operation
- Intelligent Copy-Back Operation
- Unique ID for Copyright Protection
- Package :
 - K9K4G08U0M-YCB0/YIB0
 - 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
 - K9W8G08U1M-YCB0/YIB0 : Two K9K4G08U0M stacked.
 - 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
 - K9K4G08U0M-PCB0/PIB0
 - 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
 - K9W8G08U1M-PCB0/PIB0 : Two K9K4G08U0M stacked.
 - 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)



GENERAL DESCRIPTION

Offered in 512Mx8bit, the K9K4G08U0M is 4G bit with spare 128M bit capacity. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200µs on the 2112-byte page and an erase operation can be performed in typical 2ms on a 128K-byte block. Data in the data page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9K4G08U0M's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The K9K4G08U0M is an optimum solution for large non-volatile storage applications such as solid state file storage and other portable applications requiring non-volatility. An ultra high density solution having two 4Gb stacked with two chip selects is also available in standard TSOP1 package.



Figure B.1: Samsung K9K4G08U0M NAND Flash Datasheet, Page 2 [5]

Appendix C

imageexporter_regs.h

```
/*      Eric Baker - 2006/01/19  */

#ifndef __IMAGEEXPORTER_REGS_H__
#define __IMAGEEXPORTER_REGS_H__

#include <io.h>

//Register Addresses
#define IE_COMMAND 0
#define IE_DATA    1
#define IE_STATUS  2

//Read from Image Exporter
#define IORD_IE(base, offset)          IORD(base, offset)

//Write to Image Exporter
#define IOWR_IE(base, offset, data)    IOWR(base, offset, data)

//input select bits mask
#define IMAGE_EXPORTER_COMMAND_INPUT_SELECT_MSK    (0xC0) //11000000
#define IMAGE_EXPORTER_COMMAND_INPUT_SELECT_OFST   (6)

//output select bits mask
#define IMAGE_EXPORTER_COMMAND_OUTPUT_SELECT_MSK   (0x30) //00110000
#define IMAGE_EXPORTER_COMMAND_OUTPUT_SELECT_OFST  (4)

//buffer in FIFO bit mask
#define IMAGE_EXPORTER_COMMAND_inFIFO_BUFFER_MSK   (0x08) //00001000
#define IMAGE_EXPORTER_COMMAND_inFIFO_BUFFER_OFST  (3)
```

```
//instruction bits mask
#define IMAGE_EXPORTER_COMMAND_INSTRUCTION_MSK (0x07) //00000111
#define IMAGE_EXPORTER_COMMAND_INSTRUCTION_OFST (0)

//status bits mask
#define IMAGE_EXPORTER_STATUS_FLASH_BUSY_MSK (0x01) //00000001
#define IMAGE_EXPORTER_STATUS_FLASH_BUSY_OFST (0)
#define IMAGE_EXPORTER_STATUS_inFIFO_HALF_FULL_MSK (0x02) //00000010
#define IMAGE_EXPORTER_STATUS_inFIFO_HALF_FULL_OFST (1)
#define IMAGE_EXPORTER_STATUS_inFIFO_FULL_MSK (0x04) //00000100
#define IMAGE_EXPORTER_STATUS_inFIFO_FULL_OFST (2)
#define IMAGE_EXPORTER_STATUS_outFIFO_EMPTY_MSK (0x08) //00001000
#define IMAGE_EXPORTER_STATUS_outFIFO_EMPTY_OFST (3)
#define IMAGE_EXPORTER_STATUS_FLASH_FULL_MSK (0x10) //00010000
#define IMAGE_EXPORTER_STATUS_FLASH_FULL_OFST (4)
#define IMAGE_EXPORTER_STATUS_ALL_IMAGES_DOWNLOADED_MSK (0x20) //00100000
#define IMAGE_EXPORTER_STATUS_ALL_IMAGES_DOWNLOADED_OFST (5)

//Constants
#define IMAGE_EXPORTER_INPUT_CAMERA (0x0) //0000
#define IMAGE_EXPORTER_INPUT_NIOS (0x1) //0001
#define IMAGE_EXPORTER_OUTPUT_LVDS (0x0) //0000
#define IMAGE_EXPORTER_OUTPUT_NIOS (0x1) //0001
#define IMAGE_EXPORTER_inFIFO_BUFFER_ENABLE 0
#define IMAGE_EXPORTER_inFIFO_BUFFER_DISABLE 1
#define IMAGE_EXPORTER_LOAD_BTT (0x1) //0001
#define IMAGE_EXPORTER_STORE_BTT (0x2) //0010
#define IMAGE_EXPORTER_ERASE_FLASH (0x3) //0011
#define IMAGE_EXPORTER_WRITE_PAGE (0x4) //0100
#define IMAGE_EXPORTER_READ_PAGE (0x5) //0101
#define IMAGE_EXPORTER_RESET_FLASH (0x6) //0110

#endif /* __IMAGE_EXPORTER_REGS_H__ */
```

Appendix D

image_exporter_avalon_interface.vhd

```
--Eric Baker
--13 January 2006

LIBRARY ieee;
USE ieee.STD_LOGIC_1164.ALL;
USE ieee.STD_LOGIC_unsigned.ALL;
USE ieee.numeric_std.ALL;

ENTITY image_exporter_avalon_interface IS
  PORT (
--inputs:
    address      : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    chipselect   : IN STD_LOGIC;
    clk          : IN STD_LOGIC;
    reset        : IN STD_LOGIC;
    write        : IN STD_LOGIC;
    writedata    : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    read         : IN STD_LOGIC;

--outputs:
    irq          : OUT STD_LOGIC;
    readdata     : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);

--exports:
    clk55M       : IN STD_LOGIC; --from pll

--Interface with NAND Flash lines
    data_nand    : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0); --Bidirectional data lines
    ry_by       : IN STD_LOGIC; --Ready/busy line
    ale         : OUT STD_LOGIC; --Address latch enable
    cle         : OUT STD_LOGIC; --Command Latch enable
```

```

    we      : OUT STD_LOGIC;          --Write enable
    re      : OUT STD_LOGIC;          --Read enable
    wp      : OUT STD_LOGIC;          --Write Protect
    ce      : OUT STD_LOGIC;          --Chip enable
--Data in
    data_in_camera      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
--Data out
    data_out_LVDS       : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    data_out_strobe     : OUT STD_LOGIC;
--test signals
    l_wrt_p_a,
    l_dwn_p_a           : OUT STD_LOGIC_VECTOR(17 DOWNTO 0);
    adr_generatedt,
    lastblk,
    ck_blk_adr_rq       : OUT STD_LOGIC;
    block_adrt          : OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
    bb_qat,bb_qbt       : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    rdreq_outQt        : OUT STD_LOGIC;
    dout2,dout3,dout4,
    data_out_bbt,
    data_in_bbt         : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    bad_addresst       : OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
    bad_strobet        : OUT STD_LOGIC;
    cor_readyt,
    clk_outt           : OUT STD_LOGIC;
    wr_fifo,wr_flash   : OUT STD_LOGIC
);
END ENTITY image_exporter_avalon_interface;

ARCHITECTURE image_exporter_avalon_interface_architecture
    OF image_exporter_avalon_interface IS
    COMPONENT image_exporter IS
    PORT(
        clk55M          : IN STD_LOGIC;  --55MHz Clk in
        clk             : IN STD_LOGIC;  --27.5MHz Clk in
        reset           : IN STD_LOGIC;  --Global Reset
--Interface with NAND Flash lines
        data_nand       : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);    --Bidirectional data lines
        ry_by           : IN STD_LOGIC;  --Ready/busy line
        ale             : OUT STD_LOGIC;  --Address latch enable
        cle             : OUT STD_LOGIC;  --Command Latch enable
        we              : OUT STD_LOGIC;  --Write enable
        re              : OUT STD_LOGIC;  --Read enable
        wp              : OUT STD_LOGIC;  --Write Protect
        ce              : OUT STD_LOGIC;  --Chip enable
--Control from NIOS
        command         : IN STD_LOGIC_VECTOR(7 DOWNTO 0);      -- command from NIOS

```

```

-- Input_sel[7..6]|Output_sel[5..4]|Buffer_Image[3]|Instr[2..0]
cmd_ena      :IN STD_LOGIC;  -- accept command from NIOS
--Warnings to NIOS
readyNOTbusy :OUT STD_LOGIC; -- is system executing a command, ie. ready not busy
all_downloaded      :OUT STD_LOGIC; -- all pages in flash have been downloaded
all_written         :OUT STD_LOGIC; -- all pages in flash have been written
rdempty_outQ       :OUT STD_LOGIC;
wrfull_inQ         :OUT STD_LOGIC;
fifo_half_full     :OUT STD_LOGIC; --Interupt for NIOS to start Writing page to Flash
--Data in
data_in_camera     :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
data_in_nios       :IN STD_LOGIC_VECTOR(7 DOWNTO 0);
--Data out
data_out_LVDS      :OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
data_out_nios      :OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
data_out_strobe    :OUT STD_LOGIC;

--test signals
l_wrt_p_a,
l_dwn_p_a          :OUT STD_LOGIC_VECTOR(17 DOWNTO 0);
adr_generatedt,
lastblk,
ck_blk_adr_rq     :OUT STD_LOGIC;
block_adrt        :OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
bb_qat,bb_qbt     :OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
rdreq_outQt       :OUT STD_LOGIC;
dout2,dout3,dout4,
data_out_bbt,
data_in_bbt       :OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
bad_adresst       :OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
bad_strobet       :OUT STD_LOGIC;
cor_readyt,
clk_outt          :OUT STD_LOGIC;
wr_fifo,wr_flash  :OUT STD_LOGIC
);
END COMPONENT image_exporter;

SIGNAL status_vector,status_vector_old : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL command,data_in_nios,data_out_nios : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL cmd_ena : STD_LOGIC;
SIGNAL readyNOTbusy,
all_downloaded,
all_written,
rdempty_outQ,
wrfull_inQ,
fifo_half_full : STD_LOGIC;
BEGIN
status_vector <= "00" & all_downloaded & all_written & rdempty_outQ & wrfull_inQ

```

```

                                & fifo_half_full & NOT readyNOTbusy;
PROCESS (clk, reset)
BEGIN
  IF reset = '1' THEN
    irq <= '0';
    status_vector_old <= (others => '0');
  ELSIF rising_edge(clk) THEN
    IF (status_vector XOR status_vector_old) = 0 THEN
      irq <= '0';
    ELSE
      irq <='1';
    END IF;
    status_vector_old <= status_vector;
  END IF;
END PROCESS;

PROCESS (clk, reset)
BEGIN
  IF reset = '1' THEN
    cmd_ena <= '0';
    command <= (others => '0');
    data_in_nios <= (others => '0');
  ELSIF rising_edge(clk) THEN
    cmd_ena <= '0';
    command(3) <= '0';
    IF (chipselect = '1' AND write = '1') THEN
      CASE address IS
        WHEN "00" => command <= writedata;
          cmd_ena <= '1'; -- latch valid command
        WHEN "01" => data_in_nios <= writedata;
          command(3) <= '1'; -- make wrreq_inQ high to allow one byte into inFIFO.
          -- command(3) not restricted by cmd_ena.
        WHEN OTHERS => NULL;
      END CASE;
    END IF;
  END IF;
END PROCESS;

PROCESS (clk, reset)
BEGIN
  IF reset = '1' THEN
    readdata <= (others => '0');
  ELSIF rising_edge(clk) THEN
    IF (chipselect = '1' AND read = '1') THEN
      CASE address IS
        WHEN "00" => readdata <= command;
        WHEN "01" => readdata <= data_out_nios;
        WHEN "10" => readdata <= status_vector;
      END CASE;
    END IF;
  END IF;
END PROCESS;

```

```

        WHEN OTHERS => NULL;
    END CASE;
END IF;
END IF;
END PROCESS;

ei : image_exporter PORT MAP (clk55M,
    clk,
    reset,

    data_nand,
    ry_by,
    ale,
    cle,
    we,
    re,
    wp,
    ce,

    command,
    cmd_ena,
    readyNOTbusy,
    all_downloaded,
    all_written,
    rdempty_outQ,
    wrfull_inQ,
    fifo_half_full,
    data_in_camera,
    data_in_nios,
    data_out_LVDS,
    data_out_nios,
    data_out_strobe,

    l_wrt_p_a, l_dwn_p_a ,
    adr_generatedt, lastblk, ck_blk_adr_rq,
    block_adrt,
    bb_qat, bb_qbt,
    rdreq_outQt,
    dout2, dout3, dout4, data_out_bbt, data_in_bbt,
    bad_adresst,
    bad_strobet,
    cor_readyt, clk_outt,
    wr_fifo, wr_flash

);

END ARCHITECTURE image_exporter_avalon_interface_architecture;

```

Appendix E

cmosimager.c

```
/*-----  
 * Eric Baker - 2 June 2006  
 *-----  
 * cmosimager.c - Camera 2D interface library  
 *-----*/  
#include "cmosimager.h"  
#include "i2c.h"  
#include "imageexporter.h"  
#include "system.h"  
#include "io.h"  
  
#define page_size 2048  
#define image_width 1280  
#define image_height 1024  
#define image_size image_width*image_height  
#define page_total image_size/page_size  
#define longbyte_total page_size/4  
  
#define wait_millisec {int i; for (i=0; i<(3*ALT_CPU_FREQ/1000);) i++;}  
  
/*  
 * Standard configuration for KAC-1310  
 */  
void cmos_imager_configure(int base)  
{  
    /* Make sure that the INIT pin is high for at least 1ms */  
    IOWR_CMOS(base, CMOS_STANDBY, 0x00);  
    wait_millisec;  
    /* Start Initialisation by making INIT pin low for 1ms */
```



```

IOWR_CMOS(base, CMOS_STARTINIT, 0x00);
wait_millisec;

/*Reset all registers*/
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_RESETC, 0x03);
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_RESETC, 0x00);

/* Use external Resistor and put in Soft Standby Active*/
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_POWERC, 0x09);

/*Tristate all pins*/
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_TC, 0x00);

/* Switch the TRIGGER pin off */
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_TRIG, 0x00);
/* Put KAC-1310 in Single Frame Rolling Shutter Mode */
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_CM, 0x6A);

/*set global exposure gain register*/
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_PGA_GGA, 0xFF);

/* Clears the Buffer in the CMOS Imager Module */
IOWR_CMOS(base, CMOS_BUFFER, 0x00);
}

void cmos_imager_capture_frame(int base)
{
//-----valid code begin-----
/* debug command - subsample pic*/
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_SSC, 0x1F);
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_VF_RD_MSB, 0x00);
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_VF_RD_LSB, 0x28);//0xA1);
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_VF_CW_MSB, 0x00);
//i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_VF_CW_LSB, 0x28);//0x86);
/* debug command*/

/*UnTristate all pins*/
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_TC, 0x03);
/* Clears the Buffer in the CMOS Imager Module */
IOWR_CMOS(base, CMOS_BUFFER, 0x00);
/* Give command to capture image */
i2c_single_write(I2C_MODULE_0_BASE, CMOS_I2C_ADDR, CMOS_TRIG, 0x01);

while (1) {
if (longbyte_counter >= longbyte_total) { //page_size bytes in buffer
int i;
for (i=0; i<longbyte_total; i++){ //loops once through the buffer
temp = buffer[i];

```


Appendix F

Demonstration Board Schematics

This appendix contains the PCB schematics for the camera demonstration board.






Figure F.1: Design Schematic Page 1




Figure F.3: Design Schematic Page 3




Figure F.4: Design Schematic Page 4




Figure F.5: Design Schematic Page 5

Appendix G

Power Regulators

G.1 National Semiconductor LM2651

G.2 ST LF25CPT

G.3 Texas Instruments SN105125




April 2005

LM2651

1.5A High Efficiency Synchronous Switching Regulator

General Description

The LM2651 switching regulator provides high efficiency power conversion over a 100:1 load range (1.5A to 15mA). This feature makes the LM2651 an ideal fit in battery-powered applications that demand long battery life in both run and standby modes.

Synchronous rectification is used to achieve up to 97% efficiency. At light loads, the LM2651 enters a low power hysteretic or "sleep" mode to keep the efficiency high. In many applications, the efficiency still exceeds 80% at 15mA load. A shutdown pin is available to disable the LM2651 and reduce the supply current to less than 10µA.

The LM2651 contains a patented current sensing circuitry for current mode control. This feature eliminates the external current sensing resistor required by other current-mode DC-DC converters.

The LM2651 has a 300 kHz fixed frequency internal oscillator. The high oscillator frequency allows the use of extremely small, low profile components.

A programmable soft-start feature limits current surges from the input power supply at start up and provides a simple means of sequencing multiple power supplies.

Other protection features include input undervoltage lockout, current limiting, and thermal shutdown.


Features

- Ultra high efficiency up to 97%
- High efficiency over a 1.5A to milliamperes load range
- 4V to 14V input voltage range
- 1.8V, 2.5V, 3.3V, or ADJ output voltage
- Internal MOSFET switch with low $R_{DS(on)}$ of 75mΩ
- 300kHz fixed frequency internal oscillator
- 7µA shutdown current
- Patented current sensing for current mode control
- Input undervoltage lockout
- Adjustable soft-start
- Current limit and thermal shutdown
- 16-pin TSSOP package


Applications

- Personal digital assistants (PDAs)
- Computer peripherals
- Battery-powered devices
- Handheld scanners
- High efficiency 5V conversion

Typical Application



Efficiency vs Load Current
($V_{IN} = 5V$, $V_{OUT} = 3.3V$)



© 2005 National Semiconductor Corporation DS100625 www.national.com

LM2651 1.5A High Efficiency Synchronous Switching Regulator

Figure G.1: National Semiconductor LM2651 Datasheet, Page 1 [25]



LF00 SERIES

VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT


- VERY LOW DROPOUT VOLTAGE (0.45V)
- VERY LOW QUIESCENT CURRENT (TYP. 50 μ A IN OFF MODE, 500 μ A IN ON MODE)
- OUTPUT CURRENT UP TO 500 mA
- LOGIC-CONTROLLED ELECTRONIC SHUTDOWN
- OUTPUT VOLTAGES OF 1.25; 1.5; 1.8; 2.5; 2.7; 3; 3.3; 3.5; 4; 4.5; 4.7; 5; 5.2; 5.5; 6; 6; 6.5; 9; 12V
- INTERNAL CURRENT AND THERMAL LIMIT
- ONLY 2.2 μ F FOR STABILITY
- AVAILABLE IN $\pm 1\%$ (AB) OR $\pm 2\%$ (C) SELECTION AT 25 °C
- SUPPLY VOLTAGE REJECTION: 80db (TYP.)
- TEMPERATURE RANGE: -40 TO 125 °C

DESCRIPTION

The LF00 series are very Low Drop regulators available in PENTAWATT, TO-220, TO-220FP, DPAK and PPAK package and in a wide range of output voltages.


The very Low Drop voltage (0.45V) and the very low quiescent current make them particularly suitable for Low Noise, Low Power applications and specially in battery powered systems.

In the 5 pins configuration (PENTAWATT and PPAK) a Shutdown Logic Control function is available (pin 2, TTL compatible). This means that



when the device is used as a local regulator, it is possible to put a part of the board in standby, decreasing the total power consumption. In the three terminal configuration the device has the same electrical performance, but is fixed in the ON state. It requires only a 2.2 μ F capacitor for stability allowing space and cost saving.

SCHEMATIC DIAGRAM



February 2004

1/34

Figure G.2: ST LF25CPT Datasheet, Page 1 [26]

SN105125
150-mA LOW DROPOUT REGULATOR WITH POK
 SLVS418 – JANUARY 2002

features

- Low Dropout Voltage Regulator, 1.2-V
- 150-mA Load Current Capability
- Power Okay (POK) Function
- Load Independent, Low Ground Current, 150- μ A
- Current Limiting
- Thermal Shutdown
- Low Sleep State Current (Off Mode)
- Fast Transient Response
- Low Variation Due to Load and Line Regulation
- Output Stable With Low ESR Capacitors
- TTL Logic Controlled Enable Input

applications

- Processor Powerup Sequencing
- Palmtop Computers, Laptops, and Notebooks

description

The SN105125 is a low dropout voltage regulator with an output tolerance of $\pm 2\%$ over the operating range. The device is optimized for low noise applications and has a low quiescent current (enable < 0.8 V). The device has a low dropout voltage at full load (150 mA). The power okay function monitors the output voltage and indicates when an error occurs in the system (active low). In the event of an output fault such as overcurrent, thermal shutdown, or dropout, the power okay output is pulled low (open drain).

The SN105125 has a fast transient response recovery capability in the event of load transition from heavy load to light load. The device also minimizes overshoot during this condition. During power down, the output capacitor and load are de-energized through the internal active shutdown clamp, which is turned on when the device is disabled.

The SN105125 requires a small output capacitor for stability with low ESR. An input capacitor is not required unless the bulk ac capacitor is placed away from the device or the power supply is a battery. In this situation, a 1- μ F capacitor is recommended for the application. Low ESR ceramic capacitors may be used with the device to reduce board space in power applications, a key concern in hand-held wireless devices.

DBV PACKAGE (TOP VIEW)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright © 2002, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 955503 • DALLAS, TEXAS 75205

1

Figure G.3: Texas Instruments SN105125 Datasheet, Page 1 [27]