Etched ring absorbing waveguide filter based on a slotted waveguide antenna response

Tinus Stander and Petrie Meyer

Department of E&E Engineering
University of Stellenbosch
Private Bag X1
7602 Matieland
South Africa

Corresponding author:
tstander@sun.ac.za
Fax: +27 21 808 4981

Abstract: A cascade of resistively loaded etched rings in waveguide is proposed to act as the load in a balanced FMCW Reflected Power Canceller topology using a slotted waveguide array antenna. A synthesis technique using derived equivalent circuit models, is presented and tested.

Keywords: “absorbing filter”, “slotted waveguide antenna”, “reflected power canceller”, “lossy ring resonator”, “circuit model”

Introduction: FMCW radar reflected power cancellers (RPCs) have for many years relied on closed-loop controllers for active cancellation [1]. Recently, a passive balanced topology to cancel transmitter leakage and antenna reflections, was suggested for MMIC implementation [2]. With this topology, cancellation can be achieved across wide bandwidths, but the implementation relies on an accurate dummy load to balance the input reflection of the radar antenna. The implementation of such a load is no trivial task, as the input impedance has to match that of the antenna very closely over the whole band of interest. In this paper, it is shown that the slotted waveguide antenna, often used in high frequency FMCW radars [1] [3], allows for a particularly interesting implementation of such a system, as a load can be designed which approximates the input impedance of the antenna very closely. By periodic cascading of some lossy microwave structure in waveguide, each having transmission and reflection characteristics similar to a single radiating slot of the antenna, a load is obtained which is not only similar to the antenna in construction, but also in input impedance.

A structure suitable for this task was proposed by Mias [4] as a lumped element loaded etched FSS ring. These resistor-loaded rings are shown, in this paper, to have remarkably similar electrical characteristics to longitudinal waveguide slots, making them a natural choice for the problem at hand. This paper presents the design of a waveguide load for the balanced FMCW RPCs system, using the loaded etched FSS rings in waveguide proposed by Mias. An accurate circuit model and design guidelines are derived for the ring
structure. As an example, a three-element cascaded loaded resonator structure is implemented and tested.

_The loaded FSS ring in waveguide_: The basic structure of the lumped element loaded etched ring resonator is shown in Fig. 1. Mias originally proposed a double ring implementation [4], but the reflection from such a discontinuity is significantly larger than that obtained from a typical waveguide radiating slot. To reduce the structure’s reflection coefficient, the two rings are replaced here by a single ring.

The circuit model of the loaded resonator is shown in Fig. 2. It is based on the model provided in [5], where it is applied to split ring resonators in coplanar waveguide. The model has been adapted to the current implementation by replacing the mutually coupled inductors with an ideal transformer, simplifying the model by replacing the series coupling in [5] with shunt coupling, adding a shunt capacitor to model the substrate in waveguide [6], and adding resistance to the resonant ring. The shunt admittance $y$ of the ring itself (neglecting the transmission lines and shunt capacitor $C_p$) is expressed as

$$y(\omega) = g(\omega) + jb(\omega) = \frac{n^2 R_r}{\left(\omega L_r - \frac{1}{\omega C_r}\right)^2 + R_r^2} + j \frac{n^2 \left(\frac{1}{\omega C_r} - \omega L_r\right)}{\left(\omega L_r - \frac{1}{\omega C_r}\right)^2 + R_r^2}$$

(1)

In order to calculate element values for the equivalent circuit, the ring structure is simulated in a numerical EM solver, in this case, CST Microwave Studio. Using the simulated values of peak conductance and the susceptance slope at the centre frequency, and choosing $R_r$ to be the physical resistance in the structure $2r$ (where $r$ is the value of each of the two physical resistors), values for $L_r$, $C_r$, and $n$ can easily be derived. Applying this method to the structure shown in Fig. 1, using dimensions from Table 1 column (a), close correspondence in electrical characteristics between the circuit model and the ring structure is achieved, as shown in Fig. 3.

For the purpose of this paper, it is important to investigate the ability of the loaded resonator structure to approximate the electrical characteristics of the waveguide radiating slot. This is also illustrated in Fig. 3, where the conductance and susceptance (calculated from simulated S-parameters) of a longitudinal waveguide slot 29.4 mm in length with 4.0 mm offset is added to the comparison. From this graph, it is clear that the slot and the loaded resonator can be designed to display very similar electrical characteristics, both represented well by the given circuit model.

_Investigation of loaded resonator_: This section of the paper will describe, in broad terms, the relationships between the element dimensions shown in Fig. 1, and the circuit elements shown in Fig. 2. This is included to aid the design of the loaded resonator for specific values of peak conductance, centre frequency, or susceptance slope at centre frequency. Exact values are best determined by iterative simulation. In all cases, the different values of the
varied parameter are indicated in the figure’s legend. All other dimensions are as indicated in Table 1, column (a).

The ring inductance \( L_r \) and capacitance \( C_r \) in the circuit model determine the resonant frequency of the circuit. In the loaded resonator, altering the resonant frequency is achieved primarily by varying the path length around the ring by adjusting \( d_x \), as shown in Fig. 4. The inductance \( L_r \) can also be controlled (to a lesser extent) with the width of the etched ring, as that influences the impedance of the line. A narrower track has more inductance, causing a marginally lower resonant frequency and steeper slope.

Also noticeable from Fig. 4 is a change in peak resonant conductance \( g(\omega_0) \) as a function of path length. This circuit effect is achieved by reducing the transformer ratio \( n \). Physically, reducing the path length reduces the flux linkage to the ring. With only the TE\(_{10}\) field component normally incident, the flux linkage is calculated as

\[
\lambda_f = -2(d_y - w)\mu_0 A_{10} \frac{a}{\pi} \sin \left( \frac{\pi (d_x - w)}{a} \right)
\]

From (2), it can be seen that \( \lambda_f \) is linearly dependent on \( d_y \), but sinusoidally dependent on \( d_x \). For values of \( d_x \approx a/2 \) (as is the case here), the sinusoidal term would be close to a stationary point, and variations in \( d_x \) would result in much smaller changes in \( g(\omega_0) \) than variations in \( d_y \). The sensitivity of the \( g(\omega_0) \) to variation in \( d_x \) is illustrated in Fig. 5.

Also interesting to note, is that, if the ring is offset from the middle of the waveguide (yz-plane) by a distance \( x_0 \), \( \lambda_f \) is expressed as

\[
\lambda_f = 2(d_y - w)\mu_0 A_{10} \frac{a}{\pi} \cos \left( \frac{\pi (a + 2x_0)}{a} \right) \sin \left( \frac{\pi (d_x - w)}{a} \right)
\]

This indicates that \( g(\omega_0) \) can be reduced further by offsetting the ring to the left or right of the waveguide. This is illustrated in Fig. 6. This further mechanism to reduce \( g(\omega_0) \) can be important, as typical values of \( g(\omega_0) \) required to approximate a radiating slot can be quite low.

The capacitance \( C_p \) models the effect of the substrate in the loaded resonator. It therefore stands to reason that increasing the substrate’s thickness and surface area (by reducing \( c_x \) and \( c_y \)) would increase the value of \( C_p \) and the shunt susceptance \( b \). Since there is no substrate involved in the waveguide slot, it is required that the substrate have as little effect in the loaded resonator as possible, if the waveguide slot is to be approximated accurately. To this end, 5 mil thickness substrate was used in prototyping, and sections of substrate were cut away.

**Three-element example:** To verify the proposed design process, a matched load was designed, manufactured and measured for an arbitrary set of 3 cascaded longitudinal slots in WR-90 waveguide, as shown in Fig. 7.

Initially, the three slots were individually simulated in CST Microwave Studio, using the dimensions in Table 2. From this, the electrical characteristics \( \omega_0 \),
$g(\omega_0)$ and $\partial b/\partial \omega|_{(\omega=\omega_0)}$ of each slot were determined, and parameters for three equivalent circuit representations calculated using (1). Next, these calculated circuit values were entered in a single circuit representation of the three slot cascaded structure, as shown in Fig. 8, using initial values of $d_{12} = d_{23} = d_s$.

The full structure shown in Fig. 7 was then simulated, and the port parameters $|S_{11(0)}|$ and $|S_{21(0)}|$ entered as a goal function in a optimisation of the circuit in Fig. 8, where the previously calculated circuit values were used as initial values. This optimisation step, performed using AWR Microwave Office, is necessitated by the presence of external mutual coupling between longitudinal waveguide slots [7], which is neither modelled by the circuit representation, nor occurs between adjacent loaded ring resonators. Since the problem is underconstrained (i.e., multiple sets of circuit values rendering identical responses) the values $C_p$ and $R_r$ are chosen as fixed.

From the optimised circuit, the new values $\omega_0$, $g(\omega_0)$ and $\partial b/\partial \omega|_{(\omega=\omega_0)}$ of each of the three cascaded circuit elements were recorded, and three loaded resonators designed to have a similar electrical response using the techniques discussed previously. Note that, to match the value of $\partial b/\partial \omega|_{(\omega=\omega_0)}$ accurately between the loaded resonator and the circuit, it is necessary to change the value of the SMD resistor in the EM simulation slightly so that $R_r \neq 2r$.

Following this design procedure, the dimensions of loaded resonators 1, 2 and 3 were obtained as indicated in Table 1, columns (b), (c) and (d). Not indicated in the table is the optimised waveguide length between resonators 1 and 2 ($l_{12}$) of 27.24mm and between resonators 2 and 3 ($l_{23}$) of 26.03mm.

**Measurement results:** A three-ring prototype was constructed using Taconic TLY-5A substrate and 0402 size thin film resistors. The measured reflection response, compared to the reflection responses of the circuit model and slot array, is shown in Fig. 9, with the difference in slot array and ring array response shown in Fig. 10. A reflection match of -15dB is achieved across the entire X-band.

**Conclusion:** This paper presents a technique to design an accurate matched load to a longitudinally slotted waveguide antenna array by cascading loaded etched ring resonators in waveguide. The generalised synthesis procedure is based on a one-to-one correspondence between loaded resonating rings and waveguide slots, using an intermediate circuit model representation. A prototype load is shown to match an 3 slot array to within −15 dB across the X-band.

**Acknowledgements:** The authors would like to thank CST GmbH for the use of CST Microwave Studio 2006 and 2006B in preparing this paper, as well as Applied Wave Research Inc. for the use of AWR Microwave Office 2006 (MWO-225).
References:
Figure 1: Loaded etched ring resonator with basic dimensions. Not indicated in the diagram is the track etch thickness $t$ and the chip resistor's value $r$.

Figure 2: Equivalent circuit model of loaded resonator.

Figure 3: Comparison of circuit model admittance to data extracted from EM analysis.

Figure 4: Variation of resonant frequency and peak conductance as a function of $d_x$ for $d_y = 1.28$.

Figure 5: Variation of peak conductance as a function of $d_y$ for $d_x = 12.96$.

Figure 6: Variation of peak conductance as a function of offset from centre $x_0$.

Figure 7: Cascaded longitudinal waveguide slot array.

Figure 8: Circuit model representation of cascaded longitudinal waveguide slot array.

Figure 9: Input reflection of simulated slot array, optimised circuit model and measured loaded resonator structure.

Figure 10: Difference in reflection response between simulated slot array and measured loaded resonator structure.
<table>
<thead>
<tr>
<th>Dimension</th>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
<th>(d)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(mm, unless indicated otherwise)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a (waveguide width)</td>
<td>22.86</td>
<td>22.86</td>
<td>22.86</td>
<td>22.86</td>
</tr>
<tr>
<td>b (waveguide height)</td>
<td>10.16</td>
<td>10.16</td>
<td>10.16</td>
<td>10.16</td>
</tr>
<tr>
<td>c_x (substrate cut-away width)</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>c_y (substrate cut-away depth)</td>
<td>3.99</td>
<td>3.74</td>
<td>3.40</td>
<td>3.45</td>
</tr>
<tr>
<td>d_x (ring width)</td>
<td>12.96</td>
<td>12.99</td>
<td>12.89</td>
<td>13.37</td>
</tr>
<tr>
<td>d_y (ring height)</td>
<td>1.28</td>
<td>2.08</td>
<td>2.76</td>
<td>2.77</td>
</tr>
<tr>
<td>l_x (resistor length)</td>
<td>0.51</td>
<td>0.25</td>
<td>0.25</td>
<td>0.25</td>
</tr>
<tr>
<td>w (track width)</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
<td>0.3</td>
</tr>
<tr>
<td>h (substrate height)</td>
<td>0.13</td>
<td>0.13</td>
<td>0.13</td>
<td>0.13</td>
</tr>
<tr>
<td>t (track etch thickness)</td>
<td>0.035</td>
<td>0.035</td>
<td>0.035</td>
<td>0.035</td>
</tr>
<tr>
<td>r (chip resistor value) (Ω)</td>
<td>20</td>
<td>20</td>
<td>18</td>
<td>20</td>
</tr>
<tr>
<td>Dimension</td>
<td>Value (mm)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------------------------</td>
<td>------------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$a$ (waveguide width)</td>
<td>22.86</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$b$ (waveguide height)</td>
<td>10.16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$d_s$ (slot spacing)</td>
<td>26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$s_1$ (slot 1 length)</td>
<td>15.35</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$s_2$ (slot 2 length)</td>
<td>16.30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$s_3$ (slot 3 length)</td>
<td>16.60</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$d_{1}$ (slot 1 offset)</td>
<td>5.49</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$d_{2}$ (slot 2 offset)</td>
<td>5.42</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$d_{3}$ (slot 3 offset)</td>
<td>5.38</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Chip resistors

Substrate

Etched ring

Parameters:
- $h$
- $c_x$
- $d_x$
- $l_r$
- $a$
- $w$
- $\sigma$